Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jul 23 19:37:05 2021
| Host         : DESKTOP-R1R40B4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (42)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.365        0.000                      0                27385        0.045        0.000                      0                27369        0.548        0.000                       0                 17587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_i/clk_wiz_0/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_130_design_1_clk_wiz_0_0                                                              {0.000 3.846}        7.692           130.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 25.000}       50.000          20.000          
design_1_i/clk_wiz_1/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_12mhz_design_1_clk_wiz_1_0_1                                                          {0.000 41.667}       83.333          12.000          
  clkfbout_design_1_clk_wiz_1_0_1                                                           {0.000 25.000}       50.000          20.000          
lvds_dco1_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin                                                                                {0.595 1.786}        2.381           419.992         
  clkfb_o                                                                                   {2.976 32.739}       59.525          16.800          
lvds_dco1_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_2                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_2                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco1_p2                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_4                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_4                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin_1                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_1                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_3                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_3                                                                                 {2.976 32.739}       59.525          16.800          
lvds_fco1_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco1_p1                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco1_p2                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco2_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco2_p1                                                                                {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        1.482        0.000                      0                20000        0.061        0.000                      0                20000        2.500        0.000                       0                 12772  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.563        0.000                      0                  928        0.073        0.000                      0                  928       15.732        0.000                       0                   483  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_130_design_1_clk_wiz_0_0                                                                    4.833        0.000                      0                   30        0.205        0.000                      0                   30        3.496        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                              48.592        0.000                       0                     3  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_12mhz_design_1_clk_wiz_1_0_1                                                               78.334        0.000                      0                 1184        0.045        0.000                      0                 1184       41.025        0.000                       0                  1704  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                                                            48.592        0.000                       0                     3  
lvds_dco1_p                                                                                      10.154        0.000                      0                   35        0.188        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin                                                                                      0.781        0.000                      0                  410        0.085        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o                                                                                                                                                                                                                                    40.475        0.000                       0                     3  
lvds_dco1_p1                                                                                     10.377        0.000                      0                   35        0.188        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_2                                                                                    0.637        0.000                      0                  410        0.120        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_2                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco1_p2                                                                                      9.784        0.000                      0                   35        0.562        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_4                                                                                    1.118        0.000                      0                  262        0.085        0.000                      0                  262        0.548        0.000                       0                   201  
  clkfb_o_4                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p                                                                                      10.568        0.000                      0                   35        0.156        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_1                                                                                    0.782        0.000                      0                  410        0.088        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_1                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p1                                                                                     10.695        0.000                      0                   35        0.205        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_3                                                                                    0.816        0.000                      0                  410        0.126        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_3                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_fco1_p                                                                                      82.311        0.000                      0                  112        0.102        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p1                                                                                     82.349        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p2                                                                                     82.275        0.000                      0                   70        0.106        0.000                      0                   70       41.266        0.000                       0                   141  
lvds_fco2_p                                                                                      82.510        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p1                                                                                     82.448        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.244        0.000                      0                    8                                                                        
clk_12mhz_design_1_clk_wiz_1_0_1                                                            clk_fpga_0                                                                                        0.365        0.000                      0                 1554        0.102        0.000                      0                 1554  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.328        0.000                      0                    8                                                                        
lvds_fco1_p                                                                                 clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.606        0.000                      0                  256        0.814        0.000                      0                  256  
lvds_fco1_p1                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.527        0.000                      0                  256        0.818        0.000                      0                  256  
lvds_fco1_p2                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 76.544        0.000                      0                  160        1.263        0.000                      0                  160  
lvds_fco2_p                                                                                 clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.412        0.000                      0                  256        0.788        0.000                      0                  256  
lvds_fco2_p1                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.853        0.000                      0                  256        0.611        0.000                      0                  256  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        1.495        0.000                      0                  460        0.257        0.000                      0                  460  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.993        0.000                      0                  100        0.199        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.302ns (3.737%)  route 7.779ns (96.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 12.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.311    11.074    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.582    12.906    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y2           FDRE (Setup_fdre_C_R)       -0.304    12.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 0.302ns (3.893%)  route 7.455ns (96.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.987    10.750    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X2Y2           FDSE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y2           FDSE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X2Y2           FDSE (Setup_fdse_C_S)       -0.281    12.581    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 0.302ns (3.893%)  route 7.455ns (96.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.987    10.750    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X2Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X2Y2           FDRE (Setup_fdre_C_R)       -0.281    12.581    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 0.302ns (3.893%)  route 7.455ns (96.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.987    10.750    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X2Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X2Y2           FDRE (Setup_fdre_C_R)       -0.281    12.581    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.302ns (4.254%)  route 6.797ns (95.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.329    10.092    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDSE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.412    12.736    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDSE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDSE (Setup_fdse_C_S)       -0.304    12.386    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.302ns (4.254%)  route 6.797ns (95.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.329    10.092    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.412    12.736    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.304    12.386    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.302ns (4.254%)  route 6.797ns (95.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.329    10.092    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.412    12.736    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.304    12.386    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.302ns (4.254%)  route 6.797ns (95.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.329    10.092    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y51          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.412    12.736    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y51          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.304    12.386    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.302ns (4.926%)  route 5.829ns (95.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         5.361     9.124    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X4Y101         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y101         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.281    12.239    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.302ns (4.926%)  route 5.829ns (95.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         5.361     9.124    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X4Y101         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y101         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.281    12.239    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.458%)  route 0.101ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.710     1.461    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y294        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y294        FDRE (Prop_fdre_C_Q)         0.091     1.552 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.101     1.653    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y292        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.955     1.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y292        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.280     1.474    
    SLICE_X34Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.592    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadrature_decoder_0/U0/freq_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.550%)  route 0.281ns (70.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.708     1.459    design_1_i/quadrature_decoder_0/U0/clk
    SLICE_X52Y299        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y299        FDRE (Prop_fdre_C_Q)         0.118     1.577 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[24]/Q
                         net (fo=2, routed)           0.281     1.858    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[24]
    SLICE_X53Y300        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/freq_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.054     1.853    design_1_i/quadrature_decoder_0/U0/clk
    SLICE_X53Y300        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/freq_counter_reg[24]/C
                         clock pessimism             -0.096     1.757    
    SLICE_X53Y300        FDRE (Hold_fdre_C_D)         0.040     1.797    design_1_i/quadrature_decoder_0/U0/freq_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.947%)  route 0.103ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.547     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y196        FDRE (Prop_fdre_C_Q)         0.091     1.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.103     1.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X54Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.752     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X54Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.221     1.330    
    SLICE_X54Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.175ns (57.892%)  route 0.127ns (42.108%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.688     1.439    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y98          FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.100     1.539 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/Q
                         net (fo=29, routed)          0.127     1.666    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep_n_0_[6]
    SLICE_X4Y100         MUXF7 (Prop_muxf7_S_O)       0.075     1.741 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.741    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/p_0_out[5]
    SLICE_X4Y100         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.839     1.638    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y100         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[5]/C
                         clock pessimism             -0.056     1.582    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.674    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][491]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.277%)  route 0.149ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.577     1.328    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y177         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.118     1.446 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][491]/Q
                         net (fo=1, routed)           0.149     1.595    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[5]
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.812     1.611    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.371    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.526    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][320]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.588     1.339    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y153         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][320]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.118     1.457 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][320]/Q
                         net (fo=1, routed)           0.150     1.607    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[13]
    RAMB36_X0Y30         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.824     1.623    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y30         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.538    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.434%)  route 0.105ns (53.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.547     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.091     1.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.105     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X54Y196        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.751     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y196        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.221     1.329    
    SLICE_X54Y196        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.727     1.478    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y289        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y289        FDRE (Prop_fdre_C_Q)         0.091     1.569 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.106     1.675    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y289        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.974     1.773    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y289        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     1.489    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.605    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][392]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.584     1.335    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y163         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.118     1.453 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][392]/Q
                         net (fo=1, routed)           0.150     1.603    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[13]
    RAMB36_X0Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.819     1.618    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y32         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.378    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.533    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.347ns (75.070%)  route 0.115ns (24.930%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.707     1.458    design_1_i/quadrature_decoder_0/U0/clk
    SLICE_X52Y296        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y296        FDRE (Prop_fdre_C_Q)         0.118     1.576 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[14]/Q
                         net (fo=2, routed)           0.115     1.691    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[14]
    SLICE_X52Y296        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.798 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.798    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[12]_i_1_n_0
    SLICE_X52Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.825 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.825    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[16]_i_1_n_0
    SLICE_X52Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.852 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[20]_i_1_n_0
    SLICE_X52Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.879 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.879    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[24]_i_1_n_0
    SLICE_X52Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.920 r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[28]_i_1_n_7
    SLICE_X52Y300        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.054     1.853    design_1_i/quadrature_decoder_0/U0/clk
    SLICE_X52Y300        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[28]/C
                         clock pessimism             -0.096     1.757    
    SLICE_X52Y300        FDRE (Hold_fdre_C_D)         0.092     1.849    design_1_i/quadrature_decoder_0/U0/freq_counter_signal_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y33     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y33     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y40     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y40     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y36     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.345ns (11.847%)  route 2.567ns (88.153%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.786     8.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.345ns (11.847%)  route 2.567ns (88.153%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.786     8.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.345ns (11.847%)  route 2.567ns (88.153%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.786     8.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.345ns (11.847%)  route 2.567ns (88.153%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.786     8.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.345ns (11.847%)  route 2.567ns (88.153%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.786     8.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.345ns (11.847%)  route 2.567ns (88.153%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.786     8.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.345ns (12.426%)  route 2.431ns (87.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 38.043 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.700     8.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y200        LUT4 (Prop_lut4_I3_O)        0.043     8.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.715     8.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    38.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X53Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.706    38.749    
                         clock uncertainty           -0.035    38.714    
    SLICE_X53Y198        FDRE (Setup_fdre_C_CE)      -0.201    38.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 29.699    

Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.345ns (12.647%)  route 2.383ns (87.353%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 38.042 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.602     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X55Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.103    38.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.706    38.748    
                         clock uncertainty           -0.035    38.713    
    SLICE_X55Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.345ns (12.647%)  route 2.383ns (87.353%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 38.042 - 33.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y204        FDRE (Prop_fdre_C_Q)         0.259     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.017     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X54Y198        LUT3 (Prop_lut3_I2_O)        0.043     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.764     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y199        LUT4 (Prop_lut4_I1_O)        0.043     8.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.602     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X55Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.103    38.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.706    38.748    
                         clock uncertainty           -0.035    38.713    
    SLICE_X55Y197        FDRE (Setup_fdre_C_CE)      -0.201    38.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.738ns (23.753%)  route 2.369ns (76.247%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.831     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X44Y223        LUT4 (Prop_lut4_I1_O)        0.132     7.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_1/O
                         net (fo=2, routed)           0.656     7.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[31]
    SLICE_X42Y225        LUT6 (Prop_lut6_I4_O)        0.136     7.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.355     8.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y224        LUT5 (Prop_lut5_I1_O)        0.043     8.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.526     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y222        LUT3 (Prop_lut3_I1_O)        0.043     9.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X39Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.816    38.979    
                         clock uncertainty           -0.035    38.944    
    SLICE_X39Y222        FDRE (Setup_fdre_C_D)        0.033    38.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                 29.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y198        FDCE (Prop_fdce_C_Q)         0.091     3.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.061     3.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X50Y198        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y198        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.613     3.119    
    SLICE_X50Y198        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     3.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y198        FDCE (Prop_fdce_C_Q)         0.100     3.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.102     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X50Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.610     3.122    
    SLICE_X50Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.882%)  route 0.100ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y198        FDCE (Prop_fdce_C_Q)         0.100     3.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.100     3.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X50Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.610     3.122    
    SLICE_X50Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.861%)  route 0.107ns (54.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y198        FDCE (Prop_fdce_C_Q)         0.091     3.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.107     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X50Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.610     3.122    
    SLICE_X50Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.729%)  route 0.146ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.549     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y198        FDCE (Prop_fdce_C_Q)         0.100     3.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.146     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.610     3.122    
    SLICE_X48Y197        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     3.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDCE (Prop_fdce_C_Q)         0.100     3.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.624     3.101    
    SLICE_X59Y199        FDCE (Hold_fdce_C_D)         0.047     3.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.921%)  route 0.286ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.548     3.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDCE (Prop_fdce_C_Q)         0.100     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.286     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.591     3.141    
    SLICE_X48Y197        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.921%)  route 0.286ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.548     3.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDCE (Prop_fdce_C_Q)         0.100     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.286     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.591     3.141    
    SLICE_X48Y197        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.921%)  route 0.286ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.548     3.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDCE (Prop_fdce_C_Q)         0.100     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.286     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.591     3.141    
    SLICE_X48Y197        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.921%)  route 0.286ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.548     3.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDCE (Prop_fdce_C_Q)         0.100     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.286     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.755     3.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y197        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.591     3.141    
    SLICE_X48Y197        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y206   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y205   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y204   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y205   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y204   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y204   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y204   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y204   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y205   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y198   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y197   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y197   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_130_design_1_clk_wiz_0_0
  To Clock:  clk_130_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 1.120ns (40.555%)  route 1.642ns (59.445%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 8.922 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.084 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.084    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7_n_0
    SLICE_X40Y214        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.233 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_7/O[3]
                         net (fo=1, routed)           0.452     3.685    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[11]
    SLICE_X41Y214        LUT6 (Prop_lut6_I2_O)        0.120     3.805 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     3.805    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.998 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.998    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X41Y215        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.164 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.164    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.230     8.922    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.146     9.068    
                         clock uncertainty           -0.121     8.947    
    SLICE_X41Y215        FDRE (Setup_fdre_C_D)        0.049     8.996    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -4.164    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.065ns (39.347%)  route 1.642ns (60.653%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 8.922 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.084 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.084    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7_n_0
    SLICE_X40Y214        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.233 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_7/O[3]
                         net (fo=1, routed)           0.452     3.685    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[11]
    SLICE_X41Y214        LUT6 (Prop_lut6_I2_O)        0.120     3.805 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     3.805    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.998 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.998    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X41Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.109 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.109    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.230     8.922    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.146     9.068    
                         clock uncertainty           -0.121     8.947    
    SLICE_X41Y215        FDRE (Setup_fdre_C_D)        0.049     8.996    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 1.023ns (39.997%)  route 1.535ns (60.003%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.084 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.084    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7_n_0
    SLICE_X40Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.195 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_7/O[0]
                         net (fo=1, routed)           0.345     3.540    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[8]
    SLICE_X41Y214        LUT6 (Prop_lut6_I2_O)        0.124     3.664 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     3.664    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     3.960 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.960    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.923    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X41Y214        FDRE (Setup_fdre_C_D)        0.049     8.997    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.010ns (39.649%)  route 1.537ns (60.351%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.308     3.123 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.348     3.470    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[7]
    SLICE_X41Y213        LUT6 (Prop_lut6_I2_O)        0.120     3.590 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.590    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2_n_0
    SLICE_X41Y213        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.783 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.783    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.949 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.949    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.923    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X41Y214        FDRE (Setup_fdre_C_D)        0.049     8.997    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.993ns (39.285%)  route 1.535ns (60.715%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.084 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.084    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7_n_0
    SLICE_X40Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.195 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_7/O[0]
                         net (fo=1, routed)           0.345     3.540    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[8]
    SLICE_X41Y214        LUT6 (Prop_lut6_I2_O)        0.124     3.664 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     3.664    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     3.930 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.930    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_5
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.923    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X41Y214        FDRE (Setup_fdre_C_D)        0.049     8.997    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.955ns (38.317%)  route 1.537ns (61.683%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 8.923 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.308     3.123 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.348     3.470    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[7]
    SLICE_X41Y213        LUT6 (Prop_lut6_I2_O)        0.120     3.590 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.590    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2_n_0
    SLICE_X41Y213        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.783 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.783    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.894 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.231     8.923    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism              0.146     9.069    
                         clock uncertainty           -0.121     8.948    
    SLICE_X41Y214        FDRE (Setup_fdre_C_D)        0.049     8.997    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.767ns (33.285%)  route 1.537ns (66.715%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 8.924 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          1.190     2.815    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X40Y213        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.308     3.123 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.348     3.470    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/minusOp[7]
    SLICE_X41Y213        LUT6 (Prop_lut6_I2_O)        0.120     3.590 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.590    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2_n_0
    SLICE_X41Y213        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.706 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.706    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_4
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.232     8.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                         clock pessimism              0.170     9.094    
                         clock uncertainty           -0.121     8.973    
    SLICE_X41Y213        FDRE (Setup_fdre_C_D)        0.049     9.022    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.451ns (22.217%)  route 1.579ns (77.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 8.924 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/Q
                         net (fo=78, routed)          0.587     2.212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[5]
    SLICE_X37Y213        LUT4 (Prop_lut4_I1_O)        0.049     2.261 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.260     2.521    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X37Y213        LUT6 (Prop_lut6_I0_O)        0.136     2.657 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.340     2.998    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X39Y215        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.391     3.432    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.232     8.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism              0.146     9.070    
                         clock uncertainty           -0.121     8.949    
    SLICE_X41Y212        FDRE (Setup_fdre_C_CE)      -0.201     8.748    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.451ns (22.217%)  route 1.579ns (77.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 8.924 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/Q
                         net (fo=78, routed)          0.587     2.212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[5]
    SLICE_X37Y213        LUT4 (Prop_lut4_I1_O)        0.049     2.261 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.260     2.521    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X37Y213        LUT6 (Prop_lut6_I0_O)        0.136     2.657 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.340     2.998    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X39Y215        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.391     3.432    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.232     8.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism              0.146     9.070    
                         clock uncertainty           -0.121     8.949    
    SLICE_X41Y212        FDRE (Setup_fdre_C_CE)      -0.201     8.748    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.451ns (22.217%)  route 1.579ns (77.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 8.924 - 7.692 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.402     1.402    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.223     1.625 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/Q
                         net (fo=78, routed)          0.587     2.212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[5]
    SLICE_X37Y213        LUT4 (Prop_lut4_I1_O)        0.049     2.261 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.260     2.521    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X37Y213        LUT6 (Prop_lut6_I0_O)        0.136     2.657 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.340     2.998    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X39Y215        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.391     3.432    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.232     8.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism              0.146     9.070    
                         clock uncertainty           -0.121     8.949    
    SLICE_X41Y212        FDRE (Setup_fdre_C_CE)      -0.201     8.748    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y214        FDRE (Prop_fdre_C_Q)         0.118     0.744 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.146     0.890    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X38Y214        LUT3 (Prop_lut3_I1_O)        0.028     0.918 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1_n_0
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.851     0.851    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                         clock pessimism             -0.225     0.626    
    SLICE_X38Y214        FDRE (Hold_fdre_C_D)         0.087     0.713    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.195ns (57.697%)  route 0.143ns (42.303%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y214        FDRE (Prop_fdre_C_Q)         0.118     0.744 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.143     0.887    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X41Y214        LUT6 (Prop_lut6_I4_O)        0.028     0.915 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.964 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.850     0.850    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism             -0.193     0.657    
    SLICE_X41Y214        FDRE (Hold_fdre_C_D)         0.071     0.728    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.183ns (54.422%)  route 0.153ns (45.578%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y212        FDRE (Prop_fdre_C_Q)         0.100     0.726 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          0.153     0.879    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X41Y212        LUT5 (Prop_lut5_I3_O)        0.028     0.907 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X41Y212        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.962 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.962    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_7
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.851     0.851    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism             -0.225     0.626    
    SLICE_X41Y212        FDRE (Hold_fdre_C_D)         0.071     0.697    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.210ns (57.809%)  route 0.153ns (42.191%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y212        FDRE (Prop_fdre_C_Q)         0.100     0.726 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          0.153     0.879    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X41Y212        LUT5 (Prop_lut5_I3_O)        0.028     0.907 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X41Y212        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.989 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.989    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_6
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.851     0.851    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism             -0.225     0.626    
    SLICE_X41Y212        FDRE (Hold_fdre_C_D)         0.071     0.697    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.197ns (49.626%)  route 0.200ns (50.374%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y214        FDRE (Prop_fdre_C_Q)         0.118     0.744 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.200     0.944    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X41Y212        LUT6 (Prop_lut6_I4_O)        0.028     0.972 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.972    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5_n_0
    SLICE_X41Y212        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.023 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.023    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_5
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.851     0.851    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism             -0.193     0.658    
    SLICE_X41Y212        FDRE (Hold_fdre_C_D)         0.071     0.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.179ns (47.673%)  route 0.196ns (52.327%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.625     0.625    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.100     0.725 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/Q
                         net (fo=78, routed)          0.196     0.921    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[5]
    SLICE_X41Y213        LUT6 (Prop_lut6_I0_O)        0.028     0.949 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3_n_0
    SLICE_X41Y213        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.000 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.000    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_5
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.850     0.850    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X41Y213        FDRE (Hold_fdre_C_D)         0.071     0.696    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.271ns (65.463%)  route 0.143ns (34.537%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y214        FDRE (Prop_fdre_C_Q)         0.118     0.744 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.143     0.887    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X41Y214        LUT6 (Prop_lut6_I4_O)        0.028     0.915 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X41Y214        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.999 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X41Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.040 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.040    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.849     0.849    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism             -0.193     0.656    
    SLICE_X41Y215        FDRE (Hold_fdre_C_D)         0.071     0.727    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.177ns (45.553%)  route 0.212ns (54.447%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.625     0.625    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y215        FDRE (Prop_fdre_C_Q)         0.100     0.725 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/Q
                         net (fo=77, routed)          0.212     0.937    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[12]
    SLICE_X41Y215        LUT6 (Prop_lut6_I0_O)        0.028     0.965 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.965    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2_n_0
    SLICE_X41Y215        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.014 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.014    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.849     0.849    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y215        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism             -0.224     0.625    
    SLICE_X41Y215        FDRE (Hold_fdre_C_D)         0.071     0.696    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.221ns (52.498%)  route 0.200ns (47.502%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.626     0.626    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y214        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y214        FDRE (Prop_fdre_C_Q)         0.118     0.744 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.200     0.944    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X41Y212        LUT6 (Prop_lut6_I4_O)        0.028     0.972 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.972    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5_n_0
    SLICE_X41Y212        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     1.047 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.047    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_4
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.851     0.851    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y212        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
                         clock pessimism             -0.193     0.658    
    SLICE_X41Y212        FDRE (Hold_fdre_C_D)         0.071     0.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.203ns (50.816%)  route 0.196ns (49.184%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.625     0.625    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_fdre_C_Q)         0.100     0.725 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/Q
                         net (fo=78, routed)          0.196     0.921    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[5]
    SLICE_X41Y213        LUT6 (Prop_lut6_I0_O)        0.028     0.949 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3_n_0
    SLICE_X41Y213        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     1.024 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_4
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.850     0.850    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X41Y213        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X41Y213        FDRE (Hold_fdre_C_D)         0.071     0.696    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_130_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         7.692       6.284      BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         7.692       6.622      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y215    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y215    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y215    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y212    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y213    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y213    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y213    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X41Y213    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y214    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X40Y213    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y24   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12mhz_design_1_clk_wiz_1_0_1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.334ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.947ns (19.519%)  route 3.905ns (80.480%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.931 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.984 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.984    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.150 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__3_n_6
    SLICE_X11Y182        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.161    84.494    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y182        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[17]/C
                         clock pessimism              0.117    84.611    
                         clock uncertainty           -0.176    84.435    
    SLICE_X11Y182        FDRE (Setup_fdre_C_D)        0.049    84.484    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.484    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                 78.334    

Slack (MET) :             78.386ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.894ns (18.631%)  route 3.905ns (81.369%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.931 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.097 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.097    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_6
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y181        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 78.386    

Slack (MET) :             78.389ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.892ns (18.597%)  route 3.905ns (81.403%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.931 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.984 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.984    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.095 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.095    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__3_n_7
    SLICE_X11Y182        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.161    84.494    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y182        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[16]/C
                         clock pessimism              0.117    84.611    
                         clock uncertainty           -0.176    84.435    
    SLICE_X11Y182        FDRE (Setup_fdre_C_D)        0.049    84.484    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.484    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                 78.389    

Slack (MET) :             78.403ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.877ns (18.341%)  route 3.905ns (81.659%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.931 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.080 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     6.080    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_4
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y181        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                 78.403    

Slack (MET) :             78.439ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.841ns (17.722%)  route 3.905ns (82.278%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.044 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.044    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_6
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y180        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 78.439    

Slack (MET) :             78.441ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.839ns (17.687%)  route 3.905ns (82.313%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.931 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.042 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.042    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_7
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y181        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 78.441    

Slack (MET) :             78.441ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.839ns (17.687%)  route 3.905ns (82.313%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.931 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.042 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     6.042    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_5
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[14]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y181        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 78.441    

Slack (MET) :             78.456ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.824ns (17.426%)  route 3.905ns (82.574%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.027 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_4
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y180        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                 78.456    

Slack (MET) :             78.494ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.786ns (16.757%)  route 3.905ns (83.243%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.989 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.989    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_5
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y180        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 78.494    

Slack (MET) :             78.494ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.786ns (16.757%)  route 3.905ns (83.243%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298     1.298    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.223     1.521 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.130     4.651    design_1_i/moving_average_top_1/U0/MA4/Q[0]
    SLICE_X11Y179        LUT3 (Prop_lut3_I0_O)        0.049     4.700 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3/O
                         net (fo=2, routed)           0.774     5.475    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_3__3_n_0
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.136     5.611 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     5.611    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_i_7__3_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.878 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.878    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.989 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.989    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_7
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.160    84.493    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y180        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/C
                         clock pessimism              0.117    84.610    
                         clock uncertainty           -0.176    84.434    
    SLICE_X11Y180        FDRE (Setup_fdre_C_D)        0.049    84.483    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.483    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 78.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.278ns (66.765%)  route 0.138ns (33.235%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.618     0.618    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_2/U0/MA0/Q[3]
    SLICE_X7Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.034 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.034    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2_n_7
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.926     0.926    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[12]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.291ns (66.380%)  route 0.147ns (33.620%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.589     0.589    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y198        FDRE (Prop_fdre_C_Q)         0.118     0.707 r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.147     0.854    design_1_i/moving_average_top_2/U0/MA1/Q[3]
    SLICE_X10Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.882 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     0.882    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X10Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.959 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.959    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X10Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.986 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.986    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.027 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.027    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2_n_7
    SLICE_X10Y200        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.895     0.895    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y200        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X10Y200        FDRE (Hold_fdre_C_D)         0.092     0.979    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.283ns (67.409%)  route 0.137ns (32.591%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.589     0.589    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y199         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/Q
                         net (fo=3, routed)           0.136     0.825    design_1_i/moving_average_top_2/U0/MA3/r_acc__2[0]
    SLICE_X9Y199         LUT3 (Prop_lut3_I1_O)        0.028     0.853 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_i_8__2/O
                         net (fo=1, routed)           0.000     0.853    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_i_8__2_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     0.967 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.968    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_n_0
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.009 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.009    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry__0_n_7
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.895     0.895    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[4]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X9Y200         FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.289ns (67.620%)  route 0.138ns (32.380%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.618     0.618    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_2/U0/MA0/Q[3]
    SLICE_X7Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.045 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.045    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2_n_5
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.926     0.926    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[14]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.303ns (67.275%)  route 0.147ns (32.725%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.589     0.589    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y198        FDRE (Prop_fdre_C_Q)         0.118     0.707 r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.147     0.854    design_1_i/moving_average_top_2/U0/MA1/Q[3]
    SLICE_X10Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.882 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     0.882    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X10Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.959 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.959    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X10Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.986 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.986    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.039 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.039    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2_n_5
    SLICE_X10Y200        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.895     0.895    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y200        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[14]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X10Y200        FDRE (Hold_fdre_C_D)         0.092     0.979    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.294ns (68.241%)  route 0.137ns (31.759%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.589     0.589    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y199         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/Q
                         net (fo=3, routed)           0.136     0.825    design_1_i/moving_average_top_2/U0/MA3/r_acc__2[0]
    SLICE_X9Y199         LUT3 (Prop_lut3_I1_O)        0.028     0.853 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_i_8__2/O
                         net (fo=1, routed)           0.000     0.853    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_i_8__2_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     0.967 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.968    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_n_0
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.020 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.020    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry__0_n_5
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.895     0.895    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X9Y200         FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.297ns (68.215%)  route 0.138ns (31.785%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.618     0.618    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_2/U0/MA0/Q[3]
    SLICE_X7Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.053 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.053    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2_n_6
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.926     0.926    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[13]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.310ns (67.776%)  route 0.147ns (32.224%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.589     0.589    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y198        FDRE (Prop_fdre_C_Q)         0.118     0.707 r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.147     0.854    design_1_i/moving_average_top_2/U0/MA1/Q[3]
    SLICE_X10Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.882 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     0.882    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X10Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.959 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.959    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X10Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.986 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.986    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.046 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.046    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2_n_6
    SLICE_X10Y200        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.895     0.895    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y200        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X10Y200        FDRE (Hold_fdre_C_D)         0.092     0.979    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.302ns (68.576%)  route 0.138ns (31.424%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.618     0.618    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_2/U0/MA0/Q[3]
    SLICE_X7Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.058 r  design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.058    design_1_i/moving_average_top_2/U0/MA0/r_acc0_carry__2_n_4
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.926     0.926    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.302ns (68.820%)  route 0.137ns (31.180%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.589     0.589    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y199         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/Q
                         net (fo=3, routed)           0.136     0.825    design_1_i/moving_average_top_2/U0/MA3/r_acc__2[0]
    SLICE_X9Y199         LUT3 (Prop_lut3_I1_O)        0.028     0.853 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_i_8__2/O
                         net (fo=1, routed)           0.000     0.853    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_i_8__2_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     0.967 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.968    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry_n_0
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.028 r  design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.028    design_1_i/moving_average_top_2/U0/MA3/r_acc0_carry__0_n_6
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.895     0.895    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[5]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X9Y200         FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12mhz_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         83.333      81.925     BUFGCTRL_X0Y19   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         83.333      82.263     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y168     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[15][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y168     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[15][13]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[15][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[15][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[15][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[15][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X14Y185    design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[15][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X14Y185    design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[15][13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][2]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][3]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][4]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][5]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][6]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][7]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X22Y155    design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X22Y155    design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X22Y155    design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][2]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y168     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][13]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][2]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][3]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][4]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][5]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][6]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y166     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][7]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y168     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][8]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         41.667      41.025     SLICE_X6Y168     design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[14][9]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y25   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p
  To Clock:  lvds_dco1_p

Setup :            0  Failing Endpoints,  Worst Slack       10.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.154ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.694%)  route 1.157ns (79.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 16.638 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.768     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.013    16.638    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.158    16.796    
                         clock uncertainty           -0.035    16.761    
    SLICE_X10Y50         FDCE (Setup_fdce_C_CE)      -0.178    16.583    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.583    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 10.154    

Slack (MET) :             10.154ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.694%)  route 1.157ns (79.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 16.638 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.768     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.013    16.638    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.796    
                         clock uncertainty           -0.035    16.761    
    SLICE_X10Y50         FDCE (Setup_fdce_C_CE)      -0.178    16.583    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.583    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 10.154    

Slack (MET) :             10.154ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.694%)  route 1.157ns (79.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 16.638 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.768     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.013    16.638    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.158    16.796    
                         clock uncertainty           -0.035    16.761    
    SLICE_X10Y50         FDCE (Setup_fdce_C_CE)      -0.178    16.583    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.583    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 10.154    

Slack (MET) :             10.154ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.694%)  route 1.157ns (79.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 16.638 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.768     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.013    16.638    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.796    
                         clock uncertainty           -0.035    16.761    
    SLICE_X10Y50         FDCE (Setup_fdce_C_CE)      -0.178    16.583    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.583    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 10.154    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.364ns  (logic 0.302ns (22.147%)  route 1.062ns (77.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.673     6.333    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.040    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.176    16.842    
                         clock uncertainty           -0.035    16.806    
    SLICE_X10Y48         FDCE (Setup_fdce_C_CE)      -0.178    16.628    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.364ns  (logic 0.302ns (22.147%)  route 1.062ns (77.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.673     6.333    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.040    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.176    16.842    
                         clock uncertainty           -0.035    16.806    
    SLICE_X10Y48         FDCE (Setup_fdce_C_CE)      -0.178    16.628    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.364ns  (logic 0.302ns (22.147%)  route 1.062ns (77.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.673     6.333    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.040    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.176    16.842    
                         clock uncertainty           -0.035    16.806    
    SLICE_X10Y48         FDCE (Setup_fdce_C_CE)      -0.178    16.628    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.364ns  (logic 0.302ns (22.147%)  route 1.062ns (77.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 4.970 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.173     4.970    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.229 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.618    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.043     5.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.673     6.333    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.040    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.176    16.842    
                         clock uncertainty           -0.035    16.806    
    SLICE_X10Y48         FDCE (Setup_fdce_C_CE)      -0.178    16.628    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.159ns  (logic 0.831ns (71.701%)  route 0.328ns (28.299%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 16.638 - 14.881 ) 
    Source Clock Delay      (SCD):    2.170ns = ( 5.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.348     5.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y47         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.259     5.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.327     5.732    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.031    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.085 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.085    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.139 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.140    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.305 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.305    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.013    16.638    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.796    
                         clock uncertainty           -0.035    16.761    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.076    16.837    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                 10.532    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.145ns  (logic 0.817ns (71.355%)  route 0.328ns (28.646%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 16.638 - 14.881 ) 
    Source Clock Delay      (SCD):    2.170ns = ( 5.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.348     5.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y47         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.259     5.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.327     5.732    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.031    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.085 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.085    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.139 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.140    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.291 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.291    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.013    16.638    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.796    
                         clock uncertainty           -0.035    16.761    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.076    16.837    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                 10.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.270 - 2.976 ) 
    Source Clock Delay      (SCD):    1.093ns = ( 4.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.649     4.069    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.118     4.187 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.326    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y50          LUT3 (Prop_lut3_I0_O)        0.027     4.353 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.353    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.776     4.270    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.200     4.069    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.096     4.165    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.270 - 2.976 ) 
    Source Clock Delay      (SCD):    1.093ns = ( 4.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.649     4.069    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.118     4.187 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.326    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.028     4.354 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.354    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.776     4.270    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.200     4.069    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.087     4.156    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.901%)  route 0.115ns (30.099%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.698     4.119    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.118     4.237 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.459 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.500 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.500    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.335    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.130     4.205    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.821%)  route 0.115ns (29.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.698     4.119    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.118     4.237 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.459 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     4.512 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.512    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.335    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.130     4.205    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 4.305 - 2.976 ) 
    Source Clock Delay      (SCD):    1.120ns = ( 4.096 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.675     4.096    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.214 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.114     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.403    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.811     4.305    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.209     4.096    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.092     4.188    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4.328 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.698     4.119    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.118     4.237 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.427 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.833     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.208     4.119    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.092     4.211    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.211    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.332%)  route 0.115ns (28.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.698     4.119    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.118     4.237 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.459 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.519 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.519    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.335    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.130     4.205    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.773%)  route 0.115ns (30.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 4.305 - 2.976 ) 
    Source Clock Delay      (SCD):    1.146ns = ( 4.122 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.701     4.122    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.118     4.240 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.354    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.461 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.462    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.503 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.503    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.811     4.305    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y50         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.118     4.187    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.092     4.279    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.490%)  route 0.147ns (55.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.270 - 2.976 ) 
    Source Clock Delay      (SCD):    1.093ns = ( 4.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.649     4.069    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.118     4.187 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.147     4.334    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.776     4.270    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.200     4.069    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.040     4.109    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.826%)  route 0.115ns (28.174%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.698     4.119    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y48         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.118     4.237 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.459 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     4.526 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.526    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.335    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.130     4.205    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y49     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y49     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y50     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y47     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin
  To Clock:  clk1_bufin

Setup :            0  Failing Endpoints,  Worst Slack        0.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.178ns  (logic 0.259ns (21.988%)  route 0.919ns (78.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 1.187 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.919    -0.435    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[0]
    SLICE_X6Y115         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.234     1.187    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y115         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.707     0.480    
                         clock uncertainty           -0.133     0.348    
    SLICE_X6Y115         FDCE (Setup_fdce_C_D)       -0.002     0.346    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.553%)  route 0.841ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.841    -0.726    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X24Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X24Y152        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.010ns  (logic 0.259ns (25.640%)  route 0.751ns (74.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 1.117 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( -1.826 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.322    -1.826    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.751    -0.816    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X25Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.164     1.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X25Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.720     0.397    
                         clock uncertainty           -0.133     0.265    
    SLICE_X25Y150        FDRE (Setup_fdre_C_CE)      -0.201     0.064    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.396ns  (logic 0.144ns (36.346%)  route 0.252ns (63.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.118     0.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.252     0.446    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5[1]
    SLICE_X10Y149        LUT3 (Prop_lut3_I0_O)        0.026     0.472 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.472    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X10Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.246     0.291    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.096     0.387    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.666%)  route 0.252ns (63.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.118     0.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.252     0.446    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d5[1]
    SLICE_X10Y149        LUT3 (Prop_lut3_I2_O)        0.028     0.474 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.474    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/p_1_in[8]
    SLICE_X10Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.246     0.291    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.087     0.378    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.305%)  route 0.182ns (60.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.182     0.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.246     0.282    
    SLICE_X11Y152        FDRE (Hold_fdre_C_CE)        0.010     0.292    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.305%)  route 0.182ns (60.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.182     0.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism              0.246     0.282    
    SLICE_X11Y152        FDRE (Hold_fdre_C_CE)        0.010     0.292    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.305%)  route 0.182ns (60.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.182     0.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism              0.246     0.282    
    SLICE_X11Y152        FDRE (Hold_fdre_C_CE)        0.010     0.292    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.305%)  route 0.182ns (60.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.182     0.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.246     0.282    
    SLICE_X11Y152        FDRE (Hold_fdre_C_CE)        0.010     0.292    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.305%)  route 0.182ns (60.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.182     0.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X11Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.246     0.282    
    SLICE_X11Y152        FDRE (Hold_fdre_C_CE)        0.010     0.292    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.466%)  route 0.254ns (63.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.076 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.591     0.076    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X12Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.118     0.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[1]/Q
                         net (fo=3, routed)           0.254     0.448    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6[1]
    SLICE_X12Y149        LUT3 (Prop_lut3_I2_O)        0.028     0.476 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.476    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[10]_i_1_n_0
    SLICE_X12Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.806     0.045    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X12Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism              0.246     0.291    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.087     0.378    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.479%)  route 0.206ns (58.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.206     0.414    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X17Y151        LUT3 (Prop_lut3_I1_O)        0.028     0.442 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X17Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X17Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.246     0.282    
    SLICE_X17Y151        FDRE (Hold_fdre_C_D)         0.061     0.343    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.479%)  route 0.206ns (58.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns = ( 0.036 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.605     0.090    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.118     0.208 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.206     0.414    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X17Y151        LUT3 (Prop_lut3_I1_O)        0.028     0.442 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X17Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.797     0.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X17Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.246     0.282    
    SLICE_X17Y151        FDRE (Hold_fdre_C_D)         0.061     0.343    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y0    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y78     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y156    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y162    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y164    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y194    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y138    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y168    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o
  To Clock:  clkfb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y6    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p1
  To Clock:  lvds_dco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.182ns  (logic 0.359ns (30.376%)  route 0.823ns (69.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 16.706 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.372     6.251    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.094    16.706    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.628    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.182ns  (logic 0.359ns (30.376%)  route 0.823ns (69.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 16.706 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.372     6.251    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.094    16.706    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.628    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.182ns  (logic 0.359ns (30.376%)  route 0.823ns (69.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 16.706 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.372     6.251    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.094    16.706    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.158    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.628    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.182ns  (logic 0.359ns (30.376%)  route 0.823ns (69.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 16.706 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.372     6.251    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.094    16.706    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.158    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.628    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.281ns  (logic 0.359ns (28.034%)  route 0.922ns (71.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 16.754 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.471     6.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.142    16.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.231    16.985    
                         clock uncertainty           -0.035    16.950    
    SLICE_X11Y98         FDCE (Setup_fdce_C_CE)      -0.201    16.749    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.749    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.281ns  (logic 0.359ns (28.034%)  route 0.922ns (71.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 16.754 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.471     6.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.142    16.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.231    16.985    
                         clock uncertainty           -0.035    16.950    
    SLICE_X11Y98         FDCE (Setup_fdce_C_CE)      -0.201    16.749    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.749    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.281ns  (logic 0.359ns (28.034%)  route 0.922ns (71.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 16.754 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.471     6.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.142    16.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.231    16.985    
                         clock uncertainty           -0.035    16.950    
    SLICE_X11Y98         FDCE (Setup_fdce_C_CE)      -0.201    16.749    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.749    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.281ns  (logic 0.359ns (28.034%)  route 0.922ns (71.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 16.754 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.471     6.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.142    16.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.231    16.985    
                         clock uncertainty           -0.035    16.950    
    SLICE_X11Y98         FDCE (Setup_fdce_C_CE)      -0.201    16.749    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.749    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.449ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.958%)  route 0.839ns (70.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 16.779 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.389     6.268    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.167    16.779    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.174    16.953    
                         clock uncertainty           -0.035    16.918    
    SLICE_X11Y99         FDCE (Setup_fdce_C_CE)      -0.201    16.717    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.717    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                 10.449    

Slack (MET) :             10.449ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.958%)  route 0.839ns (70.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 16.779 - 14.881 ) 
    Source Clock Delay      (SCD):    2.093ns = ( 5.069 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.285     5.069    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.236     5.305 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.451     5.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.123     5.879 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.389     6.268    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.167    16.779    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.174    16.953    
                         clock uncertainty           -0.035    16.918    
    SLICE_X11Y99         FDCE (Setup_fdce_C_CE)      -0.201    16.717    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.717    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                 10.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.137ns = ( 4.113 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.705     4.113    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.118     4.231 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.370    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X10Y102        LUT3 (Prop_lut3_I0_O)        0.027     4.397 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.397    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.842     4.323    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.210     4.113    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.096     4.209    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.209    
                         arrival time                           4.397    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.448%)  route 0.101ns (28.552%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 4.356 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.249 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.462 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.462    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.503 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.875     4.356    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.118     4.238    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.071     4.309    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.137ns = ( 4.113 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.705     4.113    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.118     4.231 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.370    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X10Y102        LUT2 (Prop_lut2_I1_O)        0.028     4.398 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.398    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.842     4.323    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.210     4.113    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.087     4.200    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 4.356 - 2.976 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 4.144 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.736     4.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.100     4.244 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.099     4.343    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.420 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.420    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.875     4.356    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.212     4.144    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.071     4.215    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.420    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.365ns  (logic 0.264ns (72.309%)  route 0.101ns (27.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 4.356 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.249 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.462 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.462    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.514 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.514    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.875     4.356    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.118     4.238    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.071     4.309    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 4.362 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.249 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.427 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.881     4.362    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.213     4.149    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.071     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.373ns  (logic 0.272ns (72.902%)  route 0.101ns (27.098%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 4.356 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.249 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.462 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.462    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.522 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.522    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.875     4.356    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.118     4.238    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.071     4.309    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.287ns  (logic 0.183ns (63.860%)  route 0.104ns (36.140%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 4.362 - 2.976 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 4.149 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.741     4.149    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.249 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.104     4.352    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.435 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.435    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.881     4.362    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.213     4.149    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.071     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.419ns  (logic 0.283ns (67.570%)  route 0.136ns (32.430%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 4.413 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.759     4.167    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.100     4.267 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.136     4.403    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.028     4.431 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     4.431    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     4.545 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.586 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.586    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.932     4.413    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.129     4.284    
    SLICE_X11Y99         FDCE (Hold_fdce_C_D)         0.071     4.355    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.586    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.430ns  (logic 0.294ns (68.400%)  route 0.136ns (31.600%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 4.413 - 2.976 ) 
    Source Clock Delay      (SCD):    1.191ns = ( 4.167 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.759     4.167    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y98         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.100     4.267 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.136     4.403    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.028     4.431 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     4.431    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     4.545 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.597 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.597    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.932     4.413    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.129     4.284    
    SLICE_X11Y99         FDCE (Hold_fdce_C_D)         0.071     4.355    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y98     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y98     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_2
  To Clock:  clk1_bufin_2

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.278ns  (logic 0.259ns (20.271%)  route 1.019ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDCE (Prop_fdce_C_Q)         0.259    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.019    -0.369    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.214     1.143    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.434    
                         clock uncertainty           -0.133     0.302    
    SLICE_X4Y179         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.268    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.152ns  (logic 0.259ns (22.486%)  route 0.893ns (77.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 1.149 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDCE (Prop_fdce_C_Q)         0.259    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.893    -0.495    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X6Y188         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.220     1.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y188         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.440    
                         clock uncertainty           -0.133     0.308    
    SLICE_X6Y188         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.274    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.113ns  (logic 0.259ns (23.270%)  route 0.854ns (76.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDCE (Prop_fdce_C_Q)         0.259    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.854    -0.534    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_position
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.214     1.143    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.709     0.434    
                         clock uncertainty           -0.133     0.302    
    SLICE_X4Y179         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.255    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.237ns  (logic 0.392ns (31.692%)  route 0.845ns (68.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 1.157 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( -1.681 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.493    -1.681    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    ILOGIC_X0Y106        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q1)        0.392    -1.289 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/Q1
                         net (fo=1, routed)           0.845    -0.444    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/q1
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.228     1.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/C
                         clock pessimism             -0.636     0.521    
                         clock uncertainty           -0.133     0.389    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.043     0.346    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.103ns  (logic 0.259ns (23.476%)  route 0.844ns (76.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 1.149 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDCE (Prop_fdce_C_Q)         0.259    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.844    -0.543    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_position
    SLICE_X6Y188         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.220     1.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y188         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.709     0.440    
                         clock uncertainty           -0.133     0.308    
    SLICE_X6Y188         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.261    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.221ns  (logic 0.223ns (18.268%)  route 0.998ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 1.142 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.391ns = ( -1.796 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.378    -1.796    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y144         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.573 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.998    -0.575    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[0]
    SLICE_X1Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.213     1.142    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
                         clock pessimism             -0.722     0.420    
                         clock uncertainty           -0.133     0.288    
    SLICE_X1Y172         FDRE (Setup_fdre_C_D)       -0.022     0.266    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.165ns  (logic 0.392ns (33.658%)  route 0.773ns (66.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 1.157 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( -1.681 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.493    -1.681    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/data_clk
    ILOGIC_X0Y108        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y108        IDDR (Prop_iddr_C_Q1)        0.392    -1.289 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/Q1
                         net (fo=1, routed)           0.773    -0.516    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/q1
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.228     1.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/data_clk
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/C
                         clock pessimism             -0.636     0.521    
                         clock uncertainty           -0.133     0.389    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.053     0.336    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.038ns  (logic 0.259ns (24.955%)  route 0.779ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDCE (Prop_fdce_C_Q)         0.259    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.779    -0.609    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.214     1.143    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.709     0.434    
                         clock uncertainty           -0.133     0.302    
    SLICE_X4Y179         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.271    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.179ns  (logic 0.259ns (21.969%)  route 0.920ns (78.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 1.142 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.391ns = ( -1.796 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.378    -1.796    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X0Y146         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.259    -1.537 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.920    -0.617    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1[1]
    SLICE_X1Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.213     1.142    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.722     0.420    
                         clock uncertainty           -0.133     0.288    
    SLICE_X1Y172         FDRE (Setup_fdre_C_D)       -0.019     0.269    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.022ns  (logic 0.259ns (25.332%)  route 0.763ns (74.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 1.143 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDCE (Prop_fdce_C_Q)         0.259    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.763    -0.624    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.214     1.143    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y179         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.434    
                         clock uncertainty           -0.133     0.302    
    SLICE_X4Y179         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.272    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.091 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 0.116 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X3Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     0.216 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.090     0.306    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3[0]
    SLICE_X2Y184         LUT3 (Prop_lut3_I0_O)        0.028     0.334 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X2Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.823     0.091    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X2Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.036     0.127    
    SLICE_X2Y184         FDRE (Hold_fdre_C_D)         0.087     0.214    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.869%)  route 0.119ns (48.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X1Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.100     0.218 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.119     0.337    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3[1]
    SLICE_X4Y189         LUT3 (Prop_lut3_I2_O)        0.028     0.365 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.058     0.151    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.087     0.238    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 0.084 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 0.109 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.610     0.109    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.118     0.227 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.304    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9[0]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.030     0.334 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.334    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.816     0.084    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.036     0.120    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.075     0.195    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.478ns = ( 0.117 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.117    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y187         FDRE (Prop_fdre_C_Q)         0.118     0.235 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.312    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9[0]
    SLICE_X3Y187         LUT3 (Prop_lut3_I2_O)        0.030     0.342 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X3Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.035     0.128    
    SLICE_X3Y187         FDRE (Hold_fdre_C_D)         0.075     0.203    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.120 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.621     0.120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X1Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDRE (Prop_fdre_C_Q)         0.100     0.220 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.095     0.315    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2[0]
    SLICE_X1Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.829     0.097    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X1Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.037     0.134    
    SLICE_X1Y195         FDRE (Hold_fdre_C_D)         0.040     0.174    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.229ns  (logic 0.151ns (66.074%)  route 0.078ns (33.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.092 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 0.116 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.118     0.234 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.078     0.312    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9[0]
    SLICE_X1Y186         LUT3 (Prop_lut3_I2_O)        0.033     0.345 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.345    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X1Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.092    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X1Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.035     0.127    
    SLICE_X1Y186         FDRE (Hold_fdre_C_D)         0.075     0.202    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 0.081 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 0.107 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.608     0.107    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.118     0.225 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.084     0.309    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5[1]
    SLICE_X3Y174         LUT3 (Prop_lut3_I0_O)        0.030     0.339 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X3Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.813     0.081    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.037     0.118    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.075     0.193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 0.084 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 0.109 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.610     0.109    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.118     0.227 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.304    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9[0]
    SLICE_X3Y177         LUT3 (Prop_lut3_I0_O)        0.028     0.332 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.332    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.816     0.084    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism              0.036     0.120    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.061     0.181    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.478ns = ( 0.117 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.117    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y187         FDRE (Prop_fdre_C_Q)         0.118     0.235 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.312    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d9[0]
    SLICE_X3Y187         LUT3 (Prop_lut3_I0_O)        0.028     0.340 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.340    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X3Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism              0.035     0.128    
    SLICE_X3Y187         FDRE (Hold_fdre_C_D)         0.061     0.189    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.316%)  route 0.078ns (34.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.092 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 0.116 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.118     0.234 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.078     0.312    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9[0]
    SLICE_X1Y186         LUT3 (Prop_lut3_I0_O)        0.028     0.340 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.340    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X1Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.092    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X1Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism              0.035     0.127    
    SLICE_X1Y186         FDRE (Hold_fdre_C_D)         0.060     0.187    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_2
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y1    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y114    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y108    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y236    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y106    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y188     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X4Y179     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_2
  To Clock:  clkfb_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_2
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y7    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p2
  To Clock:  lvds_dco1_p2

Setup :            0  Failing Endpoints,  Worst Slack        9.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.996ns  (logic 0.752ns (37.679%)  route 1.244ns (62.321%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 18.677 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.223     7.859 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           1.244     9.103    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     9.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.632 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.632    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.040    18.677    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.726    19.402    
                         clock uncertainty           -0.035    19.367    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.049    19.416    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         19.416    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.979ns  (logic 0.735ns (37.143%)  route 1.244ns (62.857%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 18.677 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.223     7.859 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           1.244     9.103    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     9.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.615 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.615    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.040    18.677    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.726    19.402    
                         clock uncertainty           -0.035    19.367    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.049    19.416    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         19.416    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.941ns  (logic 0.697ns (35.913%)  route 1.244ns (64.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 18.677 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.223     7.859 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           1.244     9.103    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     9.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.577 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.577    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.040    18.677    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.726    19.402    
                         clock uncertainty           -0.035    19.367    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.049    19.416    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         19.416    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  9.839    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.941ns  (logic 0.697ns (35.913%)  route 1.244ns (64.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 18.677 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.223     7.859 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           1.244     9.103    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     9.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.577 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.577    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.040    18.677    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.726    19.402    
                         clock uncertainty           -0.035    19.367    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.049    19.416    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         19.416    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  9.839    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.259%)  route 1.448ns (82.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 18.744 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.259     7.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.768     8.663    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.043     8.706 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.680     9.386    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.107    18.744    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.726    19.469    
                         clock uncertainty           -0.035    19.434    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.201    19.233    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  9.847    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.259%)  route 1.448ns (82.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 18.744 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.259     7.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.768     8.663    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.043     8.706 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.680     9.386    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.107    18.744    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.726    19.469    
                         clock uncertainty           -0.035    19.434    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.201    19.233    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  9.847    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.259%)  route 1.448ns (82.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 18.744 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.259     7.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.768     8.663    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.043     8.706 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.680     9.386    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.107    18.744    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.726    19.469    
                         clock uncertainty           -0.035    19.434    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.201    19.233    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  9.847    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.259%)  route 1.448ns (82.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 18.744 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.259     7.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.768     8.663    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.043     8.706 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.680     9.386    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.107    18.744    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.726    19.469    
                         clock uncertainty           -0.035    19.434    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.201    19.233    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  9.847    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.665ns  (logic 0.302ns (18.143%)  route 1.363ns (81.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 18.677 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.259     7.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.768     8.663    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.043     8.706 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.595     9.301    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.040    18.677    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.726    19.402    
                         clock uncertainty           -0.035    19.367    
    SLICE_X9Y3           FDCE (Setup_fdce_C_CE)      -0.201    19.166    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         19.166    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.665ns  (logic 0.302ns (18.143%)  route 1.363ns (81.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 18.677 - 14.881 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 7.636 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.827     7.636    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.259     7.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.768     8.663    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.043     8.706 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.595     9.301    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.040    18.677    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.726    19.402    
                         clock uncertainty           -0.035    19.367    
    SLICE_X9Y3           FDCE (Setup_fdce_C_CE)      -0.201    19.166    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         19.166    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  9.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.633ns  (logic 0.177ns (27.949%)  route 0.456ns (72.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 5.866 - 2.976 ) 
    Source Clock Delay      (SCD):    2.405ns = ( 5.381 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.948     5.381    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.100     5.481 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/Q
                         net (fo=2, routed)           0.456     5.937    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     6.014 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.014    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     5.866    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.486     5.381    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.071     5.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           6.014    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.645ns  (logic 0.177ns (27.432%)  route 0.468ns (72.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 5.934 - 2.976 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 5.440 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.007     5.440    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.100     5.540 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.468     6.008    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     6.085 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.085    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.428     5.934    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.495     5.440    
    SLICE_X9Y1           FDCE (Hold_fdce_C_D)         0.071     5.511    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           6.085    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.646ns  (logic 0.179ns (27.727%)  route 0.467ns (72.273%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 5.915 - 2.976 ) 
    Source Clock Delay      (SCD):    2.446ns = ( 5.422 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.989     5.422    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.100     5.522 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.467     5.988    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.067 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.067    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.409     5.915    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.494     5.422    
    SLICE_X9Y2           FDCE (Hold_fdce_C_D)         0.071     5.493    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           6.067    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.647ns  (logic 0.179ns (27.670%)  route 0.468ns (72.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 5.976 - 2.976 ) 
    Source Clock Delay      (SCD):    2.498ns = ( 5.474 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.041     5.474    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.100     5.574 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.468     6.041    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.120 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.120    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.470     5.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.503     5.474    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.071     5.545    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           6.120    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.650ns  (logic 0.179ns (27.538%)  route 0.471ns (72.462%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 5.934 - 2.976 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 5.440 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.007     5.440    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.100     5.540 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.471     6.011    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.090 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.428     5.934    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y1           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.495     5.440    
    SLICE_X9Y1           FDCE (Hold_fdce_C_D)         0.071     5.511    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.650ns  (logic 0.179ns (27.523%)  route 0.471ns (72.477%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 5.866 - 2.976 ) 
    Source Clock Delay      (SCD):    2.405ns = ( 5.381 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.948     5.381    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.100     5.481 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.471     5.952    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.031 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.031    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     5.866    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y3           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.486     5.381    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.071     5.452    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           6.031    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.652ns  (logic 0.177ns (27.137%)  route 0.475ns (72.863%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 5.976 - 2.976 ) 
    Source Clock Delay      (SCD):    2.498ns = ( 5.474 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.041     5.474    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.100     5.574 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.475     6.049    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     6.126 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.126    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_6
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.470     5.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism             -0.503     5.474    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.071     5.545    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           6.126    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.662ns  (logic 0.177ns (26.750%)  route 0.485ns (73.250%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 5.915 - 2.976 ) 
    Source Clock Delay      (SCD):    2.446ns = ( 5.422 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.989     5.422    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.100     5.522 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/Q
                         net (fo=2, routed)           0.485     6.006    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     6.083 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.083    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.409     5.915    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.494     5.422    
    SLICE_X9Y2           FDCE (Hold_fdce_C_D)         0.071     5.493    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.670ns  (logic 0.203ns (30.318%)  route 0.467ns (69.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 5.915 - 2.976 ) 
    Source Clock Delay      (SCD):    2.446ns = ( 5.422 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.989     5.422    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.100     5.522 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.467     5.988    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     6.091 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.091    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.409     5.915    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y2           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.494     5.422    
    SLICE_X9Y2           FDCE (Hold_fdce_C_D)         0.071     5.493    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           6.091    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.671ns  (logic 0.203ns (30.258%)  route 0.468ns (69.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 5.976 - 2.976 ) 
    Source Clock Delay      (SCD):    2.498ns = ( 5.474 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.041     5.474    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.100     5.574 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.468     6.041    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     6.144 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.144    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.470     5.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y0           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.503     5.474    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.071     5.545    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           6.144    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y0       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y2       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y2       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y3       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y3       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y3       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y3       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y0       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y0       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y0       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y0       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y1       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_4
  To Clock:  clk1_bufin_4

Setup :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.919ns  (logic 0.392ns (42.648%)  route 0.527ns (57.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.077ns = ( 3.053 - 2.976 ) 
    Source Clock Delay      (SCD):    0.188ns = ( 0.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.641     0.783    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    ILOGIC_X0Y214        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y214        IDDR (Prop_iddr_C_Q2)        0.392     1.175 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/Q2
                         net (fo=1, routed)           0.527     1.702    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/q2
    SLICE_X0Y212         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.352     3.053    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[0]/C
                         clock pessimism             -0.055     2.998    
                         clock uncertainty           -0.133     2.865    
    SLICE_X0Y212         FDRE (Setup_fdre_C_D)       -0.045     2.820    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.863ns  (logic 0.392ns (45.435%)  route 0.471ns (54.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.081ns = ( 3.057 - 2.976 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 0.788 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.646     0.788    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y202        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        IDDR (Prop_iddr_C_Q2)        0.392     1.180 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/Q2
                         net (fo=1, routed)           0.471     1.651    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/q2
    SLICE_X1Y202         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.356     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X1Y202         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                         clock pessimism             -0.055     3.002    
                         clock uncertainty           -0.133     2.869    
    SLICE_X1Y202         FDRE (Setup_fdre_C_D)       -0.065     2.804    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.804    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[8]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.824ns  (logic 0.259ns (31.443%)  route 0.565ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.076ns = ( 0.671 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.529     0.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.259     0.930 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.565     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X5Y201         FDRE (Setup_fdre_C_CE)      -0.201     2.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.123%)  route 0.117ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 1.671 - 0.595 ) 
    Source Clock Delay      (SCD):    0.779ns = ( 1.374 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.700     1.374    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y207         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.100     1.474 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.117     1.591    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X4Y206         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.927     1.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X4Y206         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.263     1.408    
    SLICE_X4Y206         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.506    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.385%)  route 0.125ns (55.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 1.671 - 0.595 ) 
    Source Clock Delay      (SCD):    0.779ns = ( 1.374 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.700     1.374    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y207         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.100     1.474 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=4, routed)           0.125     1.600    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_position
    SLICE_X4Y206         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.927     1.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X4Y206         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.263     1.408    
    SLICE_X4Y206         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.500    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.498%)  route 0.116ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 1.639 - 0.595 ) 
    Source Clock Delay      (SCD):    0.748ns = ( 1.343 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.669     1.343    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X9Y207         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y207         FDRE (Prop_fdre_C_Q)         0.100     1.443 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[1]/Q
                         net (fo=3, routed)           0.116     1.559    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4[1]
    SLICE_X10Y207        LUT3 (Prop_lut3_I0_O)        0.028     1.587 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000     1.587    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[5]_i_1_n_0
    SLICE_X10Y207        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.895     1.639    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]/C
                         clock pessimism             -0.263     1.376    
    SLICE_X10Y207        FDRE (Hold_fdre_C_D)         0.087     1.463    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.109%)  route 0.110ns (42.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 1.671 - 0.595 ) 
    Source Clock Delay      (SCD):    0.780ns = ( 1.375 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.701     1.375    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.118     1.493 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.110     1.603    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4[0]
    SLICE_X4Y204         LUT3 (Prop_lut3_I0_O)        0.028     1.631 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.631    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X4Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.927     1.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism             -0.263     1.408    
    SLICE_X4Y204         FDRE (Hold_fdre_C_D)         0.087     1.495    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.137%)  route 0.149ns (59.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 1.673 - 0.595 ) 
    Source Clock Delay      (SCD):    0.779ns = ( 1.374 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.700     1.374    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y207         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.100     1.474 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.149     1.624    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X0Y205         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.929     1.673    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X0Y205         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.284     1.389    
    SLICE_X0Y205         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.487    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 1.639 - 0.595 ) 
    Source Clock Delay      (SCD):    0.748ns = ( 1.343 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.669     1.343    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X10Y209        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y209        FDRE (Prop_fdre_C_Q)         0.118     1.461 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.096     1.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2[0]
    SLICE_X10Y208        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.895     1.639    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X10Y208        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                         clock pessimism             -0.282     1.357    
    SLICE_X10Y208        FDRE (Hold_fdre_C_D)         0.059     1.416    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.426%)  route 0.116ns (49.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 1.671 - 0.595 ) 
    Source Clock Delay      (SCD):    0.780ns = ( 1.375 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.701     1.375    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.118     1.493 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.116     1.610    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5[0]
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.927     1.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
                         clock pessimism             -0.263     1.408    
    SLICE_X4Y203         FDRE (Hold_fdre_C_D)         0.059     1.467    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.736%)  route 0.152ns (60.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 1.673 - 0.595 ) 
    Source Clock Delay      (SCD):    0.779ns = ( 1.374 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.700     1.374    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y207         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.100     1.474 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=4, routed)           0.152     1.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X0Y205         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.929     1.673    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X0Y205         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.284     1.389    
    SLICE_X0Y205         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.481    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 1.671 - 0.595 ) 
    Source Clock Delay      (SCD):    0.778ns = ( 1.373 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.699     1.373    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.118     1.491 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/Q
                         net (fo=3, routed)           0.084     1.576    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d6[0]
    SLICE_X5Y203         LUT3 (Prop_lut3_I2_O)        0.030     1.606 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     1.606    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/p_1_in[9]
    SLICE_X5Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.927     1.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/C
                         clock pessimism             -0.287     1.384    
    SLICE_X5Y203         FDRE (Hold_fdre_C_D)         0.075     1.459    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.260ns  (logic 0.130ns (50.015%)  route 0.130ns (49.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 1.671 - 0.595 ) 
    Source Clock Delay      (SCD):    0.778ns = ( 1.373 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.699     1.373    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.100     1.473 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/Q
                         net (fo=3, routed)           0.130     1.603    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d6[0]
    SLICE_X6Y206         LUT3 (Prop_lut3_I2_O)        0.030     1.633 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[9]_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[9]_i_1_n_0
    SLICE_X6Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.927     1.671    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism             -0.284     1.387    
    SLICE_X6Y206         FDRE (Hold_fdre_C_D)         0.096     1.483    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_4
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y2    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y202    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y242    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y248    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y220    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X2Y206     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X5Y206     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y206     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y206     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X0Y205     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y206     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y206     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_4
  To Clock:  clkfb_o_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_4
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y8    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p
  To Clock:  lvds_dco2_p

Setup :            0  Failing Endpoints,  Worst Slack       10.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.266ns (24.376%)  route 0.825ns (75.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 16.694 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.474     6.048    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060    16.694    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.159    16.853    
                         clock uncertainty           -0.035    16.817    
    SLICE_X7Y147         FDCE (Setup_fdce_C_CE)      -0.201    16.616    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.266ns (24.376%)  route 0.825ns (75.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 16.694 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.474     6.048    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060    16.694    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.159    16.853    
                         clock uncertainty           -0.035    16.817    
    SLICE_X7Y147         FDCE (Setup_fdce_C_CE)      -0.201    16.616    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.266ns (24.376%)  route 0.825ns (75.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 16.694 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.474     6.048    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060    16.694    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.159    16.853    
                         clock uncertainty           -0.035    16.817    
    SLICE_X7Y147         FDCE (Setup_fdce_C_CE)      -0.201    16.616    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.266ns (24.376%)  route 0.825ns (75.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 16.694 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.474     6.048    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.060    16.694    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.159    16.853    
                         clock uncertainty           -0.035    16.817    
    SLICE_X7Y147         FDCE (Setup_fdce_C_CE)      -0.201    16.616    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.009ns  (logic 0.266ns (26.364%)  route 0.743ns (73.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 16.627 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.391     5.966    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.993    16.627    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.159    16.786    
                         clock uncertainty           -0.035    16.750    
    SLICE_X7Y148         FDCE (Setup_fdce_C_CE)      -0.201    16.549    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.549    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.009ns  (logic 0.266ns (26.364%)  route 0.743ns (73.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 16.627 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.391     5.966    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.993    16.627    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.159    16.786    
                         clock uncertainty           -0.035    16.750    
    SLICE_X7Y148         FDCE (Setup_fdce_C_CE)      -0.201    16.549    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.549    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.009ns  (logic 0.266ns (26.364%)  route 0.743ns (73.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 16.627 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.391     5.966    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.993    16.627    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.159    16.786    
                         clock uncertainty           -0.035    16.750    
    SLICE_X7Y148         FDCE (Setup_fdce_C_CE)      -0.201    16.549    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.549    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.009ns  (logic 0.266ns (26.364%)  route 0.743ns (73.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 16.627 - 14.881 ) 
    Source Clock Delay      (SCD):    1.981ns = ( 4.957 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.151     4.957    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.223     5.180 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.352     5.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y151         LUT2 (Prop_lut2_I0_O)        0.043     5.575 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.391     5.966    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.993    16.627    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.159    16.786    
                         clock uncertainty           -0.035    16.750    
    SLICE_X7Y148         FDCE (Setup_fdce_C_CE)      -0.201    16.549    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.549    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.603ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.106ns  (logic 0.805ns (72.775%)  route 0.301ns (27.225%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 16.645 - 14.881 ) 
    Source Clock Delay      (SCD):    2.132ns = ( 5.108 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.301     5.108    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.223     5.331 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.300     5.631    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.941 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.994 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.048    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.214 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.011    16.645    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.159    16.803    
                         clock uncertainty           -0.035    16.768    
    SLICE_X7Y150         FDCE (Setup_fdce_C_D)        0.049    16.817    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.817    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 10.603    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.089ns  (logic 0.788ns (72.350%)  route 0.301ns (27.650%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 16.645 - 14.881 ) 
    Source Clock Delay      (SCD):    2.132ns = ( 5.108 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.301     5.108    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.223     5.331 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.300     5.631    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.941 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.994 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.048    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.197 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.197    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.011    16.645    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.159    16.803    
                         clock uncertainty           -0.035    16.768    
    SLICE_X7Y150         FDCE (Setup_fdce_C_D)        0.049    16.817    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.817    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                 10.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.411%)  route 0.101ns (28.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 4.317 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.426    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.813     4.317    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.119     4.198    
    SLICE_X7Y149         FDCE (Hold_fdce_C_D)         0.071     4.269    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.365ns  (logic 0.264ns (72.272%)  route 0.101ns (27.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 4.317 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.437 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.437    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.813     4.317    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.119     4.198    
    SLICE_X7Y149         FDCE (Hold_fdce_C_D)         0.071     4.269    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.373ns  (logic 0.272ns (72.866%)  route 0.101ns (27.134%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 4.317 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.445 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.445    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.813     4.317    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.119     4.198    
    SLICE_X7Y149         FDCE (Hold_fdce_C_D)         0.071     4.269    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.378ns  (logic 0.277ns (73.225%)  route 0.101ns (26.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 4.317 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.450 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.450    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.813     4.317    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.119     4.198    
    SLICE_X7Y149         FDCE (Hold_fdce_C_D)         0.071     4.269    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.450    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.380ns  (logic 0.278ns (73.162%)  route 0.102ns (26.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.308 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.451 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.451    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.805     4.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.119     4.190    
    SLICE_X7Y150         FDCE (Hold_fdce_C_D)         0.071     4.261    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.391ns  (logic 0.289ns (73.917%)  route 0.102ns (26.083%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.308 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.462 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.462    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.805     4.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.119     4.190    
    SLICE_X7Y150         FDCE (Hold_fdce_C_D)         0.071     4.261    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.308 - 2.976 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 4.102 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.672     4.102    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDCE (Prop_fdce_C_Q)         0.100     4.202 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.098     4.299    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X7Y150         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.376 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.805     4.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.207     4.102    
    SLICE_X7Y150         FDCE (Hold_fdce_C_D)         0.071     4.173    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 4.333 - 2.976 ) 
    Source Clock Delay      (SCD):    1.136ns = ( 4.112 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.682     4.112    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.100     4.212 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.310    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.387 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.387    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.333    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.221     4.112    
    SLICE_X7Y147         FDCE (Hold_fdce_C_D)         0.071     4.183    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 4.284 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.350 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.780     4.284    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.213     4.071    
    SLICE_X7Y148         FDCE (Hold_fdce_C_D)         0.071     4.142    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.399ns  (logic 0.297ns (74.440%)  route 0.102ns (25.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.308 - 2.976 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 4.071 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.641     4.071    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.100     4.171 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.273    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.385 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.410    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.470 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.470    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.805     4.308    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X7Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.119     4.190    
    SLICE_X7Y150         FDCE (Hold_fdce_C_D)         0.071     4.261    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_1
  To Clock:  clk1_bufin_1

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.268ns  (logic 0.392ns (30.907%)  route 0.876ns (69.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 1.383 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.080ns = ( -1.485 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.655    -1.485    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    ILOGIC_X0Y74         IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y74         IDDR (Prop_iddr_C_Q2)        0.392    -1.093 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/Q2
                         net (fo=1, routed)           0.876    -0.217    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/q2
    SLICE_X0Y94          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.414     1.383    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y94          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
                         clock pessimism             -0.640     0.743    
                         clock uncertainty           -0.133     0.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)       -0.045     0.565    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.260ns  (logic 0.392ns (31.108%)  route 0.868ns (68.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 1.382 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.080ns = ( -1.485 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.655    -1.485    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    ILOGIC_X0Y74         IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y74         IDDR (Prop_iddr_C_Q1)        0.392    -1.093 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/Q1
                         net (fo=1, routed)           0.868    -0.225    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/q1
    SLICE_X0Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.413     1.382    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
                         clock pessimism             -0.640     0.742    
                         clock uncertainty           -0.133     0.609    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)       -0.045     0.564    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.323ns  (logic 0.302ns (22.830%)  route 1.021ns (77.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.021    -0.497    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X23Y162        LUT3 (Prop_lut3_I1_O)        0.043    -0.454 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[8]_i_1_n_0
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]/C
                         clock pessimism             -0.635     0.495    
                         clock uncertainty           -0.133     0.362    
    SLICE_X23Y162        FDRE (Setup_fdre_C_D)        0.034     0.396    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.212ns  (logic 0.223ns (18.406%)  route 0.989ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 1.191 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( -1.769 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.371    -1.769    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y135         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDCE (Prop_fdce_C_Q)         0.223    -1.546 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.989    -0.558    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_strobe
    SLICE_X2Y158         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.222     1.191    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y158         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.463    
                         clock uncertainty           -0.133     0.330    
    SLICE_X2Y158         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.296    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.333ns  (logic 0.312ns (23.409%)  route 1.021ns (76.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.021    -0.497    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X23Y162        LUT3 (Prop_lut3_I1_O)        0.053    -0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[9]_i_1_n_0
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism             -0.635     0.495    
                         clock uncertainty           -0.133     0.362    
    SLICE_X23Y162        FDRE (Setup_fdre_C_D)        0.058     0.420    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.298ns  (logic 0.302ns (23.268%)  route 0.996ns (76.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 1.132 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.996    -0.521    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X17Y162        LUT3 (Prop_lut3_I1_O)        0.043    -0.478 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/p_2_in[13]
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.163     1.132    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/C
                         clock pessimism             -0.635     0.497    
                         clock uncertainty           -0.133     0.364    
    SLICE_X17Y162        FDRE (Setup_fdre_C_D)        0.034     0.398    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.293ns  (logic 0.302ns (23.358%)  route 0.991ns (76.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 1.132 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.991    -0.526    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X17Y162        LUT3 (Prop_lut3_I1_O)        0.043    -0.483 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/p_2_in[11]
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.163     1.132    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/C
                         clock pessimism             -0.635     0.497    
                         clock uncertainty           -0.133     0.364    
    SLICE_X17Y162        FDRE (Setup_fdre_C_D)        0.034     0.398    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.288ns  (logic 0.302ns (23.445%)  route 0.986ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.986    -0.531    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X23Y162        LUT3 (Prop_lut3_I1_O)        0.043    -0.488 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.635     0.495    
                         clock uncertainty           -0.133     0.362    
    SLICE_X23Y162        FDRE (Setup_fdre_C_D)        0.034     0.396    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.052ns  (logic 0.259ns (24.620%)  route 0.793ns (75.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.793    -0.724    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.635     0.495    
                         clock uncertainty           -0.133     0.362    
    SLICE_X23Y162        FDRE (Setup_fdre_C_CE)      -0.201     0.161    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.052ns  (logic 0.259ns (24.620%)  route 0.793ns (75.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( -1.776 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.635ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.364    -1.776    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.259    -1.517 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.793    -0.724    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X23Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.635     0.495    
                         clock uncertainty           -0.133     0.362    
    SLICE_X23Y162        FDRE (Setup_fdre_C_CE)      -0.201     0.161    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.984%)  route 0.209ns (62.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns = ( 0.127 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.173 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.173    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X5Y148         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.100     0.273 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           0.209     0.482    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3[0]
    SLICE_X5Y156         LUT3 (Prop_lut3_I0_O)        0.028     0.510 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.510    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X5Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.127    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.236     0.362    
    SLICE_X5Y156         FDRE (Hold_fdre_C_D)         0.060     0.422    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.648%)  route 0.088ns (40.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 0.126 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.442ns = ( 0.153 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.616     0.153    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.100     0.253 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.088     0.341    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X6Y157         LUT3 (Prop_lut3_I0_O)        0.030     0.371 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.126    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.039     0.164    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.096     0.260    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.129ns (58.263%)  route 0.092ns (41.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 0.126 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.442ns = ( 0.153 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.616     0.153    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.100     0.253 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.092     0.346    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5[0]
    SLICE_X6Y157         LUT3 (Prop_lut3_I2_O)        0.029     0.375 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.375    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.126    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.039     0.164    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.096     0.260    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 0.126 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.442ns = ( 0.153 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.616     0.153    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.100     0.253 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.088     0.341    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X6Y157         LUT3 (Prop_lut3_I2_O)        0.028     0.369 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.126    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism              0.039     0.164    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.087     0.251    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.073%)  route 0.092ns (41.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 0.126 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.442ns = ( 0.153 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.616     0.153    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.100     0.253 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.092     0.346    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5[0]
    SLICE_X6Y157         LUT3 (Prop_lut3_I0_O)        0.028     0.374 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.374    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[6]_i_1_n_0
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     0.126    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X6Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism              0.039     0.164    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.087     0.251    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.225%)  route 0.254ns (71.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.129 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.174 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     0.174    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     0.274 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.254     0.528    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2[0]
    SLICE_X1Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.236     0.364    
    SLICE_X1Y153         FDRE (Hold_fdre_C_D)         0.041     0.405    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.636%)  route 0.262ns (72.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.129 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.174 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     0.174    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X1Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     0.274 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.262     0.536    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2[0]
    SLICE_X1Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X1Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.236     0.364    
    SLICE_X1Y153         FDRE (Hold_fdre_C_D)         0.040     0.404    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.045%)  route 0.113ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns = ( 0.120 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.443ns = ( 0.152 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.152    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y165         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.118     0.270 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.113     0.383    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2[1]
    SLICE_X4Y166         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.818     0.120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y166         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                         clock pessimism              0.063     0.182    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.059     0.241    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.215ns  (logic 0.146ns (67.757%)  route 0.069ns (32.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.129 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.439ns = ( 0.156 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.156    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.118     0.274 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.069     0.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X3Y156         LUT3 (Prop_lut3_I0_O)        0.028     0.372 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X3Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.039     0.167    
    SLICE_X3Y156         FDRE (Hold_fdre_C_D)         0.061     0.228    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.092 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.584     0.121    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118     0.239 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.084     0.323    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7[1]
    SLICE_X17Y162        LUT3 (Prop_lut3_I2_O)        0.030     0.353 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/p_2_in[12]
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.790     0.092    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/C
                         clock pessimism              0.041     0.132    
    SLICE_X17Y162        FDRE (Hold_fdre_C_D)         0.075     0.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_1
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y17   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y74     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y160    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y170    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y180    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y182    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y116    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y158     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y156     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_1
  To Clock:  clkfb_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_1
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y26   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p1
  To Clock:  lvds_dco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.695ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.105ns  (logic 0.678ns (61.361%)  route 0.427ns (38.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDCE (Prop_fdce_C_Q)         0.223     5.296 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.427     5.723    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X1Y209         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     5.959 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.012 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.178 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.178    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_D)        0.049    16.873    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                 10.695    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.845ns  (logic 0.302ns (35.720%)  route 0.543ns (64.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.259     5.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.246     5.578    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X0Y209         LUT2 (Prop_lut2_I0_O)        0.043     5.621 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.298     5.919    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_CE)      -0.201    16.623    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 10.704    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.845ns  (logic 0.302ns (35.720%)  route 0.543ns (64.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.259     5.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.246     5.578    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X0Y209         LUT2 (Prop_lut2_I0_O)        0.043     5.621 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.298     5.919    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_CE)      -0.201    16.623    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 10.704    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.845ns  (logic 0.302ns (35.720%)  route 0.543ns (64.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.259     5.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.246     5.578    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X0Y209         LUT2 (Prop_lut2_I0_O)        0.043     5.621 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.298     5.919    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_CE)      -0.201    16.623    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 10.704    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.845ns  (logic 0.302ns (35.720%)  route 0.543ns (64.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.259     5.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.246     5.578    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X0Y209         LUT2 (Prop_lut2_I0_O)        0.043     5.621 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.298     5.919    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_CE)      -0.201    16.623    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 10.704    

Slack (MET) :             10.712ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.088ns  (logic 0.661ns (60.758%)  route 0.427ns (39.242%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDCE (Prop_fdce_C_Q)         0.223     5.296 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.427     5.723    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X1Y209         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     5.959 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.012 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.161 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.161    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_D)        0.049    16.873    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 10.712    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.050ns  (logic 0.623ns (59.337%)  route 0.427ns (40.663%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDCE (Prop_fdce_C_Q)         0.223     5.296 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.427     5.723    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X1Y209         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     5.959 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.012 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.123    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_D)        0.049    16.873    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.050ns  (logic 0.623ns (59.337%)  route 0.427ns (40.663%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 16.675 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDCE (Prop_fdce_C_Q)         0.223     5.296 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.427     5.723    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X1Y209         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     5.959 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.012 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.123    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.043    16.675    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.184    16.860    
                         clock uncertainty           -0.035    16.824    
    SLICE_X1Y211         FDCE (Setup_fdce_C_D)        0.049    16.873    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.753ns  (logic 0.302ns (40.099%)  route 0.451ns (59.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 16.630 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.259     5.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.246     5.578    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X0Y209         LUT2 (Prop_lut2_I0_O)        0.043     5.621 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.205     5.827    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.998    16.630    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.247    16.878    
                         clock uncertainty           -0.035    16.843    
    SLICE_X1Y208         FDCE (Setup_fdce_C_CE)      -0.201    16.642    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.642    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 10.815    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.753ns  (logic 0.302ns (40.099%)  route 0.451ns (59.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 16.630 - 14.881 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 5.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.269     5.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.259     5.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.246     5.578    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X0Y209         LUT2 (Prop_lut2_I0_O)        0.043     5.621 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.205     5.827    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.998    16.630    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.247    16.878    
                         clock uncertainty           -0.035    16.843    
    SLICE_X1Y208         FDCE (Setup_fdce_C_CE)      -0.201    16.642    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.642    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 10.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 4.338 - 2.976 ) 
    Source Clock Delay      (SCD):    1.142ns = ( 4.118 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.690     4.118    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDCE (Prop_fdce_C_Q)         0.100     4.218 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.317    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X1Y210         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.394 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.394    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.836     4.338    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.219     4.118    
    SLICE_X1Y210         FDCE (Hold_fdce_C_D)         0.071     4.189    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 4.324 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.679     4.107    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDCE (Prop_fdce_C_Q)         0.100     4.207 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.101     4.308    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X1Y211         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.385 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.385    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.324    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.216     4.107    
    SLICE_X1Y211         FDCE (Hold_fdce_C_D)         0.071     4.178    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.279ns  (logic 0.177ns (63.475%)  route 0.102ns (36.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 4.287 - 2.976 ) 
    Source Clock Delay      (SCD):    1.097ns = ( 4.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.645     4.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDCE (Prop_fdce_C_Q)         0.100     4.173 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.102     4.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.352 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.352    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.785     4.287    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.213     4.073    
    SLICE_X1Y208         FDCE (Hold_fdce_C_D)         0.071     4.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.884%)  route 0.099ns (28.116%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 4.324 - 2.976 ) 
    Source Clock Delay      (SCD):    1.142ns = ( 4.118 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.690     4.118    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDCE (Prop_fdce_C_Q)         0.100     4.218 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.099     4.317    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X1Y210         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.470 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.470    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.324    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.134     4.189    
    SLICE_X1Y211         FDCE (Hold_fdce_C_D)         0.071     4.260    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 4.338 - 2.976 ) 
    Source Clock Delay      (SCD):    1.142ns = ( 4.118 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.690     4.118    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDCE (Prop_fdce_C_Q)         0.100     4.218 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.099     4.317    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X1Y210         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.400 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.400    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.836     4.338    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.219     4.118    
    SLICE_X1Y210         FDCE (Hold_fdce_C_D)         0.071     4.189    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.308 - 2.976 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 4.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.670     4.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDCE (Prop_fdce_C_Q)         0.100     4.198 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.299    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X1Y209         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.382 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.382    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.807     4.308    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.210     4.098    
    SLICE_X1Y209         FDCE (Hold_fdce_C_D)         0.071     4.169    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.887%)  route 0.110ns (38.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 4.287 - 2.976 ) 
    Source Clock Delay      (SCD):    1.097ns = ( 4.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.645     4.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDCE (Prop_fdce_C_Q)         0.100     4.173 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.110     4.284    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.363 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.363    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.785     4.287    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.213     4.073    
    SLICE_X1Y208         FDCE (Hold_fdce_C_D)         0.071     4.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.822%)  route 0.111ns (38.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 4.324 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.679     4.107    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDCE (Prop_fdce_C_Q)         0.100     4.207 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.111     4.318    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X1Y211         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.397 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.397    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.324    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y211         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.216     4.107    
    SLICE_X1Y211         FDCE (Hold_fdce_C_D)         0.071     4.178    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.397    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.321ns  (logic 0.147ns (45.803%)  route 0.174ns (54.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.308 - 2.976 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 4.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.670     4.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.118     4.216 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.174     4.390    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X0Y209         LUT3 (Prop_lut3_I0_O)        0.029     4.419 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.807     4.308    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y209         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.210     4.098    
    SLICE_X0Y209         FDCE (Hold_fdce_C_D)         0.096     4.194    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.419    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.391ns  (logic 0.289ns (73.941%)  route 0.102ns (26.058%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 4.338 - 2.976 ) 
    Source Clock Delay      (SCD):    1.097ns = ( 4.073 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.645     4.073    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDCE (Prop_fdce_C_Q)         0.100     4.173 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.102     4.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.387 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.387    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.412 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.412    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.464 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.464    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.836     4.338    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y210         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.171     4.166    
    SLICE_X1Y210         FDCE (Hold_fdce_C_D)         0.071     4.237    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.237    
                         arrival time                           4.464    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X0Y209     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y209     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y208     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y211     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y211     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y211     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y211     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X0Y209     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X0Y209     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X0Y209     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y208     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y208     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y208     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y208     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y210     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_3
  To Clock:  clk1_bufin_3

Setup :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.132ns  (logic 0.259ns (22.872%)  route 0.873ns (77.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.765ns = ( 1.211 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( -1.612 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.465    -1.612    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y213        FDRE (Prop_fdre_C_Q)         0.259    -1.353 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.873    -0.480    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2[0]
    SLICE_X24Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.211    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X24Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                         clock pessimism             -0.734     0.478    
                         clock uncertainty           -0.133     0.345    
    SLICE_X24Y192        FDRE (Setup_fdre_C_D)       -0.009     0.336    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.105ns  (logic 0.259ns (23.438%)  route 0.846ns (76.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 1.217 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.216ns = ( -1.621 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.456    -1.621    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X8Y221         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y221         FDRE (Prop_fdre_C_Q)         0.259    -1.362 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.846    -0.516    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1[1]
    SLICE_X17Y198        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.217    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X17Y198        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/C
                         clock pessimism             -0.734     0.484    
                         clock uncertainty           -0.133     0.351    
    SLICE_X17Y198        FDRE (Setup_fdre_C_D)       -0.022     0.329    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.178ns  (logic 0.223ns (18.926%)  route 0.955ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 1.259 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.295ns = ( -1.700 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.377    -1.700    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y139         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.223    -1.477 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.955    -0.522    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.209     1.259    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.747     0.513    
                         clock uncertainty           -0.133     0.380    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)       -0.022     0.358    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.048ns  (logic 0.330ns (31.496%)  route 0.718ns (68.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 1.273 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -1.550 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.550    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204    -1.346 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.718    -0.629    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2[1]
    SLICE_X1Y193         LUT3 (Prop_lut3_I2_O)        0.126    -0.503 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X1Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.223     1.273    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism             -0.734     0.540    
                         clock uncertainty           -0.133     0.407    
    SLICE_X1Y193         FDRE (Setup_fdre_C_D)        0.033     0.440    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.231ns  (logic 0.302ns (24.524%)  route 0.929ns (75.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 1.209 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.318ns = ( -1.723 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.354    -1.723    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_fdre_C_Q)         0.259    -1.464 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.929    -0.535    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X19Y182        LUT3 (Prop_lut3_I1_O)        0.043    -0.492 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[12]_i_1_n_0
    SLICE_X19Y182        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.159     1.209    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X19Y182        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.654     0.556    
                         clock uncertainty           -0.133     0.423    
    SLICE_X19Y182        FDRE (Setup_fdre_C_D)        0.033     0.456    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.242ns  (logic 0.313ns (25.192%)  route 0.929ns (74.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 1.209 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.318ns = ( -1.723 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.354    -1.723    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_fdre_C_Q)         0.259    -1.464 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.929    -0.535    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X19Y182        LUT3 (Prop_lut3_I1_O)        0.054    -0.481 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X19Y182        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.159     1.209    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X19Y182        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.654     0.556    
                         clock uncertainty           -0.133     0.423    
    SLICE_X19Y182        FDRE (Setup_fdre_C_D)        0.058     0.481    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.147ns  (logic 0.259ns (22.588%)  route 0.888ns (77.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 1.341 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( -1.553 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.524    -1.553    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    SLICE_X0Y239         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y239         FDRE (Prop_fdre_C_Q)         0.259    -1.294 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.888    -0.407    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0[1]
    SLICE_X9Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.291     1.341    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X9Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.624     0.718    
                         clock uncertainty           -0.133     0.585    
    SLICE_X9Y217         FDRE (Setup_fdre_C_D)       -0.022     0.563    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.004ns  (logic 0.259ns (25.805%)  route 0.745ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 1.210 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( -1.769 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.308    -1.769    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X10Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.259    -1.510 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.745    -0.766    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1__0[1]
    SLICE_X25Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.210    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X25Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism             -0.654     0.557    
                         clock uncertainty           -0.133     0.424    
    SLICE_X25Y190        FDRE (Setup_fdre_C_CE)      -0.201     0.223    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.004ns  (logic 0.259ns (25.805%)  route 0.745ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 1.210 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( -1.769 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.308    -1.769    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X10Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.259    -1.510 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.745    -0.766    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1__0[1]
    SLICE_X25Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.210    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X25Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism             -0.654     0.557    
                         clock uncertainty           -0.133     0.424    
    SLICE_X25Y190        FDRE (Setup_fdre_C_CE)      -0.201     0.223    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.004ns  (logic 0.259ns (25.805%)  route 0.745ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 1.210 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( -1.769 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.308    -1.769    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X10Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.259    -1.510 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.745    -0.766    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1__0[1]
    SLICE_X25Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.210    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X25Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.654     0.557    
                         clock uncertainty           -0.133     0.424    
    SLICE_X25Y190        FDRE (Setup_fdre_C_CE)      -0.201     0.223    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.179%)  route 0.099ns (49.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns = ( 0.102 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.137 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.137    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_fdre_C_Q)         0.100     0.237 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.099     0.336    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d6[1]
    SLICE_X2Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.826     0.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
                         clock pessimism              0.050     0.151    
    SLICE_X2Y192         FDRE (Hold_fdre_C_D)         0.059     0.210    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.065%)  route 0.100ns (49.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.092 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.465ns = ( 0.130 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.611     0.130    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.100     0.230 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.100     0.330    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7[1]
    SLICE_X0Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.816     0.092    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X0Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/C
                         clock pessimism              0.050     0.141    
    SLICE_X0Y179         FDRE (Hold_fdre_C_D)         0.059     0.200    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.190%)  route 0.104ns (44.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 0.088 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.468ns = ( 0.127 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.608     0.127    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.100     0.227 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.104     0.331    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4[0]
    SLICE_X2Y176         LUT3 (Prop_lut3_I0_O)        0.028     0.359 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X2Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.812     0.088    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.050     0.137    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.087     0.224    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.511%)  route 0.061ns (29.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns = ( 0.098 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X0Y185         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.118     0.252 f  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.061     0.313    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2[0]
    SLICE_X1Y185         LUT4 (Prop_lut4_I3_O)        0.028     0.341 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X1Y185         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.822     0.098    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y185         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism              0.048     0.145    
    SLICE_X1Y185         FDCE (Hold_fdce_C_D)         0.060     0.205    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.208ns  (logic 0.146ns (70.172%)  route 0.062ns (29.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns = ( 0.098 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X0Y185         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.118     0.252 f  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.062     0.314    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2[0]
    SLICE_X1Y185         LUT6 (Prop_lut6_I4_O)        0.028     0.342 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X1Y185         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.822     0.098    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y185         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism              0.048     0.145    
    SLICE_X1Y185         FDCE (Hold_fdce_C_D)         0.060     0.205    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.577%)  route 0.110ns (52.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.091 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.468ns = ( 0.127 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.608     0.127    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.100     0.227 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.110     0.337    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4[0]
    SLICE_X0Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.815     0.091    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X0Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
                         clock pessimism              0.050     0.140    
    SLICE_X0Y178         FDRE (Hold_fdre_C_D)         0.059     0.199    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.374ns  (logic 0.100ns (26.773%)  route 0.274ns (73.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns = ( 0.099 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 0.155 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.155    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y149         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     0.255 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.274     0.529    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1[0]
    SLICE_X5Y161         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.823     0.099    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y161         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                         clock pessimism              0.244     0.342    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.040     0.382    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.828%)  route 0.202ns (61.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.376ns = ( 0.219 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.700     0.219    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.100     0.319 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.202     0.521    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3[0]
    SLICE_X1Y193         LUT3 (Prop_lut3_I2_O)        0.028     0.549 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.549    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X1Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.103    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.236     0.338    
    SLICE_X1Y193         FDRE (Hold_fdre_C_D)         0.061     0.399    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns = ( 0.102 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.137 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.137    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y159         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.100     0.237 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           0.095     0.332    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d1[0]
    SLICE_X1Y159         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.826     0.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y159         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                         clock pessimism              0.036     0.137    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.043     0.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns = ( 0.099 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y188         FDRE (Prop_fdre_C_Q)         0.100     0.234 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.102     0.337    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3[0]
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.823     0.099    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/C
                         clock pessimism              0.036     0.134    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.043     0.177    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_3
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y18   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y172    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y130    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y142    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y128    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y240    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y238    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y228    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y181     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_3
  To Clock:  clkfb_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_3
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y27   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  lvds_fco1_p

Setup :            0  Failing Endpoints,  Worst Slack       82.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.311ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.204ns (27.806%)  route 0.530ns (72.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_fdre_C_Q)         0.204     4.425 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.530     4.954    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X15Y151        FDRE (Setup_fdre_C_D)       -0.102    87.265    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.265    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 82.311    

Slack (MET) :             82.340ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.204ns (28.539%)  route 0.511ns (71.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.204     4.425 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.511     4.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[11]
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X13Y155        FDRE (Setup_fdre_C_D)       -0.092    87.275    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.275    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                 82.340    

Slack (MET) :             82.363ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.204ns (29.348%)  route 0.491ns (70.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.204     4.425 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.491     4.916    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[12]
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X13Y155        FDRE (Setup_fdre_C_D)       -0.089    87.278    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.278    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                 82.363    

Slack (MET) :             82.369ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.223ns (29.853%)  route 0.524ns (70.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.223     4.444 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.524     4.968    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[11]
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)       -0.031    87.336    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.336    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 82.369    

Slack (MET) :             82.369ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.223ns (29.390%)  route 0.536ns (70.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.223     4.444 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.536     4.979    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[7]
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)       -0.019    87.348    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.348    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                 82.369    

Slack (MET) :             82.369ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.223ns (29.408%)  route 0.535ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.223     4.444 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.535     4.979    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[12]
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)       -0.019    87.348    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.348    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                 82.369    

Slack (MET) :             82.378ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.223ns (29.752%)  route 0.527ns (70.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_fdre_C_Q)         0.223     4.444 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.527     4.970    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[4]
    SLICE_X15Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X15Y150        FDRE (Setup_fdre_C_D)       -0.019    87.348    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.348    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 82.378    

Slack (MET) :             82.407ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.223ns (30.536%)  route 0.507ns (69.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.223     4.444 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.507     4.951    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[5]
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X15Y151        FDRE (Setup_fdre_C_D)       -0.009    87.358    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.358    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 82.407    

Slack (MET) :             82.411ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.204ns (31.644%)  route 0.441ns (68.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.204     4.425 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.441     4.865    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X13Y155        FDRE (Setup_fdre_C_D)       -0.091    87.276    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.276    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                 82.411    

Slack (MET) :             82.415ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.204ns (31.961%)  route 0.434ns (68.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 87.189 - 83.333 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.322     4.221    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.204     4.425 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.434     4.859    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.171    87.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.213    87.403    
                         clock uncertainty           -0.035    87.367    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)       -0.093    87.274    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.274    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 82.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.190%)  route 0.208ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y147        FDRE (Prop_fdre_C_Q)         0.118     2.096 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.208     2.304    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.797     2.323    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.152     2.170    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.032     2.202    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.353     1.978    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.049     2.027    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.591     1.964    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     2.064 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.797     2.323    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.358     1.964    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.049     2.013    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[12]
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.353     1.978    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.047     2.025    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[4]
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.353     1.978    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.047     2.025    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.591     1.964    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     2.064 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.797     2.323    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.358     1.964    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.047     2.011    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.591     1.964    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     2.064 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[6]
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.797     2.323    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.358     1.964    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.047     2.011    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.117%)  route 0.232ns (69.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.232     2.310    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y155        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.152     2.169    
    SLICE_X13Y155        FDRE (Hold_fdre_C_D)         0.032     2.201    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.605     1.978    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.806     2.332    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.353     1.978    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.044     2.022    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.591     1.964    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     2.064 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[15]
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.797     2.323    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.358     1.964    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.044     2.008    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y3  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X18Y154  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y147  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y153  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X22Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X22Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X22Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y153  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X22Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X18Y154  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y149  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y149  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X16Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y143  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y143  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X15Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y146  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  lvds_fco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.259ns (26.997%)  route 0.700ns (73.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 87.114 - 83.333 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.357     4.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.259     4.408 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.700     5.109    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[8]
    SLICE_X4Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.216    87.114    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.368    87.482    
                         clock uncertainty           -0.035    87.447    
    SLICE_X4Y184         FDRE (Setup_fdre_C_D)        0.011    87.458    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.458    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                 82.349    

Slack (MET) :             82.383ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.259ns (31.489%)  route 0.563ns (68.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.357     4.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_fdre_C_Q)         0.259     4.408 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.563     4.972    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.057    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.320    87.377    
                         clock uncertainty           -0.035    87.342    
    SLICE_X14Y179        FDRE (Setup_fdre_C_D)        0.013    87.355    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.355    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 82.383    

Slack (MET) :             82.386ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.236ns (29.129%)  route 0.574ns (70.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.304     4.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_fdre_C_Q)         0.236     4.332 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.574     4.907    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[14]
    SLICE_X8Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.060    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.344    87.404    
                         clock uncertainty           -0.035    87.369    
    SLICE_X8Y183         FDRE (Setup_fdre_C_D)       -0.076    87.293    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.293    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                 82.386    

Slack (MET) :             82.389ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.236ns (29.811%)  route 0.556ns (70.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.300     4.092    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.236     4.328 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.556     4.884    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[12]
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.057    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.320    87.377    
                         clock uncertainty           -0.035    87.342    
    SLICE_X14Y179        FDRE (Setup_fdre_C_D)       -0.069    87.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                 82.389    

Slack (MET) :             82.494ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.204ns (32.406%)  route 0.426ns (67.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 87.058 - 83.333 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.357     4.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y184         FDRE (Prop_fdre_C_Q)         0.204     4.353 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.426     4.779    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[7]
    SLICE_X8Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.058    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.320    87.378    
                         clock uncertainty           -0.035    87.343    
    SLICE_X8Y181         FDRE (Setup_fdre_C_D)       -0.070    87.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 82.494    

Slack (MET) :             82.537ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.236ns (34.001%)  route 0.458ns (65.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 87.116 - 83.333 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.361     4.153    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_fdre_C_Q)         0.236     4.389 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.458     4.848    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[6]
    SLICE_X4Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.218    87.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.370    87.486    
                         clock uncertainty           -0.035    87.451    
    SLICE_X4Y188         FDRE (Setup_fdre_C_D)       -0.067    87.384    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.384    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 82.537    

Slack (MET) :             82.541ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.236ns (36.285%)  route 0.414ns (63.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 87.058 - 83.333 ) 
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.304     4.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_fdre_C_Q)         0.236     4.332 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.414     4.747    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[5]
    SLICE_X8Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.058    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.344    87.402    
                         clock uncertainty           -0.035    87.367    
    SLICE_X8Y181         FDRE (Setup_fdre_C_D)       -0.079    87.288    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.288    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 82.541    

Slack (MET) :             82.547ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.259ns (34.494%)  route 0.492ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.298     4.090    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.259     4.349 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.492     4.841    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[15]
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.057    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.366    87.423    
                         clock uncertainty           -0.035    87.388    
    SLICE_X14Y179        FDRE (Setup_fdre_C_D)        0.000    87.388    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.388    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 82.547    

Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.204ns (31.154%)  route 0.451ns (68.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 87.113 - 83.333 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.356     4.148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_fdre_C_Q)         0.204     4.352 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.451     4.803    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[2]
    SLICE_X5Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.215    87.113    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.368    87.481    
                         clock uncertainty           -0.035    87.446    
    SLICE_X5Y183         FDRE (Setup_fdre_C_D)       -0.091    87.355    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.355    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.562ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.204ns (31.625%)  route 0.441ns (68.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 87.116 - 83.333 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.360     4.152    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.204     4.356 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.441     4.798    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[2]
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.218    87.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.369    87.485    
                         clock uncertainty           -0.035    87.450    
    SLICE_X5Y186         FDRE (Setup_fdre_C_D)       -0.091    87.359    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.359    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 82.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.575     1.954    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.778     2.310    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.356     1.954    
    SLICE_X11Y175        FDRE (Hold_fdre_C_D)         0.049     2.003    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.823     2.355    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.361     1.994    
    SLICE_X5Y189         FDRE (Hold_fdre_C_D)         0.049     2.043    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.958    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_fdre_C_Q)         0.100     2.058 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.113    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     2.316    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.358     1.958    
    SLICE_X17Y180        FDRE (Hold_fdre_C_D)         0.049     2.007    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.577     1.956    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.100     2.056 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.111    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.782     2.314    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.358     1.956    
    SLICE_X17Y178        FDRE (Hold_fdre_C_D)         0.049     2.005    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.575     1.954    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.778     2.310    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.356     1.954    
    SLICE_X11Y175        FDRE (Hold_fdre_C_D)         0.047     2.001    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.575     1.954    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[5]
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.778     2.310    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.356     1.954    
    SLICE_X11Y175        FDRE (Hold_fdre_C_D)         0.047     2.001    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.823     2.355    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.361     1.994    
    SLICE_X5Y189         FDRE (Hold_fdre_C_D)         0.047     2.041    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.615     1.994    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.149    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[7]
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.823     2.355    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
                         clock pessimism             -0.361     1.994    
    SLICE_X5Y189         FDRE (Hold_fdre_C_D)         0.047     2.041    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.958    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_fdre_C_Q)         0.100     2.058 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.113    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[10]
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     2.316    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.358     1.958    
    SLICE_X17Y180        FDRE (Hold_fdre_C_D)         0.047     2.005    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.958    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_fdre_C_Q)         0.100     2.058 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.113    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     2.316    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.358     1.958    
    SLICE_X17Y180        FDRE (Hold_fdre_C_D)         0.047     2.005    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y21  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y183    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y187    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y187    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X6Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y185    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y186    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y184    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  lvds_fco1_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.275ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.204ns (21.825%)  route 0.731ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y200         FDRE (Prop_fdre_C_Q)         0.204     5.286 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.731     6.017    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X5Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X5Y200         FDRE (Setup_fdre_C_D)       -0.088    88.292    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         88.292    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 82.275    

Slack (MET) :             82.479ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.259ns (31.233%)  route 0.570ns (68.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y204         FDRE (Prop_fdre_C_Q)         0.259     5.341 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.570     5.911    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X6Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X6Y204         FDRE (Setup_fdre_C_D)        0.011    88.391    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         88.391    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                 82.479    

Slack (MET) :             82.530ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.204ns (30.664%)  route 0.461ns (69.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y202         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_fdre_C_Q)         0.204     5.286 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.461     5.747    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[3]
    SLICE_X7Y202         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y202         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X7Y202         FDRE (Setup_fdre_C_D)       -0.102    88.278    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         88.278    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 82.530    

Slack (MET) :             82.567ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.259ns (35.456%)  route 0.471ns (64.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 87.704 - 83.333 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.526     5.081    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y207         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y207         FDRE (Prop_fdre_C_Q)         0.259     5.340 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.471     5.812    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[2]
    SLICE_X6Y207         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.353    87.704    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y207         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.710    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X6Y207         FDRE (Setup_fdre_C_D)        0.000    88.379    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.379    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 82.567    

Slack (MET) :             82.577ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.744%)  route 0.466ns (64.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y201         FDRE (Prop_fdre_C_Q)         0.259     5.341 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.466     5.807    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[11]
    SLICE_X6Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y201         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X6Y201         FDRE (Setup_fdre_C_D)        0.004    88.384    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         88.384    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                 82.577    

Slack (MET) :             82.588ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.306%)  route 0.467ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 87.652 - 83.333 ) 
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.473     5.028    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.223     5.251 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.467     5.718    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[7]
    SLICE_X9Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.301    87.652    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.709    88.361    
                         clock uncertainty           -0.035    88.326    
    SLICE_X9Y204         FDRE (Setup_fdre_C_D)       -0.019    88.307    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         88.307    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                 82.588    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.385%)  route 0.466ns (67.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y204         FDRE (Prop_fdre_C_Q)         0.223     5.305 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.466     5.771    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X7Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X7Y204         FDRE (Setup_fdre_C_D)       -0.019    88.361    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         88.361    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.596ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.735%)  route 0.466ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDRE (Prop_fdre_C_Q)         0.259     5.341 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.466     5.807    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X4Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X4Y200         FDRE (Setup_fdre_C_D)        0.023    88.403    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                 82.596    

Slack (MET) :             82.616ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.537%)  route 0.387ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 87.652 - 83.333 ) 
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.473     5.028    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.204     5.232 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.387     5.619    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X11Y201        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.301    87.652    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.709    88.361    
                         clock uncertainty           -0.035    88.326    
    SLICE_X11Y201        FDRE (Setup_fdre_C_D)       -0.091    88.235    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         88.235    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 82.616    

Slack (MET) :             82.617ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.223ns (33.216%)  route 0.448ns (66.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 87.705 - 83.333 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.527     5.082    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y200         FDRE (Prop_fdre_C_Q)         0.223     5.305 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.448     5.754    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X5Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.223    86.268    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.351 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.354    87.705    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.710    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X5Y200         FDRE (Setup_fdre_C_D)       -0.009    88.371    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         88.371    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 82.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.671     2.476    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.100     2.576 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.631    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.897     3.058    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.582     2.476    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.049     2.525    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.100     2.575 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.630    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[6]
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.896     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
                         clock pessimism             -0.582     2.475    
    SLICE_X9Y206         FDRE (Hold_fdre_C_D)         0.049     2.524    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.702     2.507    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDRE (Prop_fdre_C_Q)         0.100     2.607 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[8]
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.930     3.091    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.584     2.507    
    SLICE_X3Y200         FDRE (Hold_fdre_C_D)         0.049     2.556    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.671     2.476    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.100     2.576 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.631    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[14]
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.897     3.058    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.582     2.476    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.047     2.523    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.671     2.476    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.100     2.576 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.631    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[8]
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.897     3.058    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.582     2.476    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.047     2.523    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.100     2.575 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     2.630    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[11]
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.896     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.582     2.475    
    SLICE_X9Y206         FDRE (Hold_fdre_C_D)         0.047     2.522    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.100     2.575 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.630    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.896     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism             -0.582     2.475    
    SLICE_X9Y206         FDRE (Hold_fdre_C_D)         0.047     2.522    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.100     2.575 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.630    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[5]
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.896     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                         clock pessimism             -0.582     2.475    
    SLICE_X9Y205         FDRE (Hold_fdre_C_D)         0.047     2.522    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.702     2.507    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDRE (Prop_fdre_C_Q)         0.100     2.607 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[4]
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.930     3.091    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.584     2.507    
    SLICE_X3Y200         FDRE (Hold_fdre_C_D)         0.047     2.554    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.702     2.507    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDRE (Prop_fdre_C_Q)         0.100     2.607 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.645     2.131    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.161 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.930     3.091    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y200         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.584     2.507    
    SLICE_X3Y200         FDRE (Hold_fdre_C_D)         0.047     2.554    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y5  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y202   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y202   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y203   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y203   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y203   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y203   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y202   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y200   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y200   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y200   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y200   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y203   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y202   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y203   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y204   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  lvds_fco2_p

Setup :            0  Failing Endpoints,  Worst Slack       82.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.510ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.628%)  route 0.440ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 87.185 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.223     4.484 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.440     4.924    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X13Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.170    87.185    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.306    87.491    
                         clock uncertainty           -0.035    87.456    
    SLICE_X13Y157        FDRE (Setup_fdre_C_D)       -0.022    87.434    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.434    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 82.510    

Slack (MET) :             82.522ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.204ns (29.799%)  route 0.481ns (70.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 87.233 - 83.333 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.359     4.254    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.204     4.458 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.481     4.939    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[12]
    SLICE_X3Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.218    87.233    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.354    87.587    
                         clock uncertainty           -0.035    87.552    
    SLICE_X3Y167         FDRE (Setup_fdre_C_D)       -0.091    87.461    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.461    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 82.522    

Slack (MET) :             82.525ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.236ns (33.422%)  route 0.470ns (66.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 87.237 - 83.333 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     4.260    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.236     4.496 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.470     4.966    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[13]
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    87.237    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.356    87.593    
                         clock uncertainty           -0.035    87.558    
    SLICE_X6Y158         FDRE (Setup_fdre_C_D)       -0.067    87.491    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.491    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                 82.525    

Slack (MET) :             82.529ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.204ns (30.124%)  route 0.473ns (69.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.308     4.203    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.204     4.407 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.473     4.880    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.165    87.180    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.356    87.536    
                         clock uncertainty           -0.035    87.501    
    SLICE_X17Y161        FDRE (Setup_fdre_C_D)       -0.091    87.410    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.410    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 82.529    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.204ns (31.664%)  route 0.440ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.308     4.203    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.204     4.407 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.440     4.847    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.165    87.180    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.356    87.536    
                         clock uncertainty           -0.035    87.501    
    SLICE_X17Y161        FDRE (Setup_fdre_C_D)       -0.088    87.413    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.413    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.573ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.204ns (32.199%)  route 0.430ns (67.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 87.237 - 83.333 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     4.260    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X1Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.204     4.464 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.430     4.894    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X1Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    87.237    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X1Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.356    87.593    
                         clock uncertainty           -0.035    87.558    
    SLICE_X1Y162         FDRE (Setup_fdre_C_D)       -0.091    87.467    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.467    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 82.573    

Slack (MET) :             82.585ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.259ns (35.679%)  route 0.467ns (64.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 87.237 - 83.333 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     4.260    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.259     4.519 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.467     4.986    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[7]
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    87.237    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.356    87.593    
                         clock uncertainty           -0.035    87.558    
    SLICE_X6Y159         FDRE (Setup_fdre_C_D)        0.013    87.571    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.571    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                 82.585    

Slack (MET) :             82.588ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.373%)  route 0.473ns (64.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 87.237 - 83.333 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     4.260    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.259     4.519 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.473     4.992    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[5]
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    87.237    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.356    87.593    
                         clock uncertainty           -0.035    87.558    
    SLICE_X6Y158         FDRE (Setup_fdre_C_D)        0.023    87.581    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.581    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                 82.588    

Slack (MET) :             82.591ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.223ns (31.946%)  route 0.475ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 87.233 - 83.333 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.359     4.254    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.223     4.477 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.475     4.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X3Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.218    87.233    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.354    87.587    
                         clock uncertainty           -0.035    87.552    
    SLICE_X3Y167         FDRE (Setup_fdre_C_D)       -0.009    87.543    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.543    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 82.591    

Slack (MET) :             82.594ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.236ns (37.112%)  route 0.400ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 87.237 - 83.333 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.364     4.259    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X0Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.236     4.495 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.400     4.895    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[4]
    SLICE_X0Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    87.237    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X0Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
                         clock pessimism              0.355    87.592    
                         clock uncertainty           -0.035    87.557    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.068    87.489    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.489    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 82.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.612     1.982    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.100     2.082 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.137    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[9]
    SLICE_X1Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.818     2.340    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.358     1.982    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.049     2.031    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.615     1.985    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.100     2.085 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X1Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.821     2.343    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.358     1.985    
    SLICE_X1Y167         FDRE (Hold_fdre_C_D)         0.049     2.034    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.583     1.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y163        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.108    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X23Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.358     1.953    
    SLICE_X23Y163        FDRE (Hold_fdre_C_D)         0.049     2.002    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.791     2.313    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.358     1.955    
    SLICE_X19Y163        FDRE (Hold_fdre_C_D)         0.049     2.004    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.583     1.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.108    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X23Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.358     1.953    
    SLICE_X23Y164        FDRE (Hold_fdre_C_D)         0.049     2.002    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.589     1.959    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.100     2.059 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.114    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X9Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.795     2.317    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y158         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.358     1.959    
    SLICE_X9Y158         FDRE (Hold_fdre_C_D)         0.049     2.008    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.618     1.988    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.100     2.088 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[6]
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.826     2.348    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.360     1.988    
    SLICE_X5Y157         FDRE (Hold_fdre_C_D)         0.049     2.037    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.618     1.988    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_fdre_C_Q)         0.100     2.088 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.826     2.348    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.360     1.988    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.049     2.037    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.616     1.986    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y166         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.100     2.086 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.141    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X3Y166         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.822     2.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y166         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.358     1.986    
    SLICE_X3Y166         FDRE (Hold_fdre_C_D)         0.049     2.035    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.612     1.982    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.100     2.082 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.137    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[12]
    SLICE_X1Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.818     2.340    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.358     1.982    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.047     2.029    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y4  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y170   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y170   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y170   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y170   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y162   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y162   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  lvds_fco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.448ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.204ns (26.877%)  route 0.555ns (73.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 86.872 - 83.333 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.307     3.886    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y192        FDRE (Prop_fdre_C_Q)         0.204     4.090 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.555     4.645    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[13]
    SLICE_X21Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.165    86.872    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.348    87.219    
                         clock uncertainty           -0.035    87.184    
    SLICE_X21Y192        FDRE (Setup_fdre_C_D)       -0.091    87.093    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.093    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 82.448    

Slack (MET) :             82.461ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.259ns (36.341%)  route 0.454ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 86.873 - 83.333 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.364     3.943    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.259     4.202 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.454     4.656    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X11Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.166    86.873    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.299    87.171    
                         clock uncertainty           -0.035    87.136    
    SLICE_X11Y189        FDRE (Setup_fdre_C_D)       -0.019    87.117    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.117    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 82.461    

Slack (MET) :             82.516ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.236ns (33.166%)  route 0.476ns (66.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 86.928 - 83.333 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.364     3.943    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y192         FDRE (Prop_fdre_C_Q)         0.236     4.179 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.476     4.655    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[11]
    SLICE_X4Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.221    86.928    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.349    87.276    
                         clock uncertainty           -0.035    87.241    
    SLICE_X4Y192         FDRE (Setup_fdre_C_D)       -0.070    87.171    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.171    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                 82.516    

Slack (MET) :             82.540ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.504%)  route 0.465ns (69.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 86.920 - 83.333 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.354     3.933    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.204     4.137 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.465     4.602    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.213    86.920    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.347    87.266    
                         clock uncertainty           -0.035    87.231    
    SLICE_X7Y181         FDRE (Setup_fdre_C_D)       -0.089    87.142    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.142    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 82.540    

Slack (MET) :             82.559ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.223ns (30.619%)  route 0.505ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 86.922 - 83.333 ) 
    Source Clock Delay      (SCD):    3.934ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.355     3.934    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.223     4.157 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.505     4.662    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[13]
    SLICE_X3Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.215    86.922    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.346    87.267    
                         clock uncertainty           -0.035    87.232    
    SLICE_X3Y180         FDRE (Setup_fdre_C_D)       -0.010    87.222    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.222    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                 82.559    

Slack (MET) :             82.563ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.223ns (30.788%)  route 0.501ns (69.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 86.917 - 83.333 ) 
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     3.928    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X1Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     4.151 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.501     4.652    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[2]
    SLICE_X1Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.210    86.917    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X1Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.345    87.261    
                         clock uncertainty           -0.035    87.226    
    SLICE_X1Y176         FDRE (Setup_fdre_C_D)       -0.010    87.216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.216    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 82.563    

Slack (MET) :             82.568ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.259ns (35.281%)  route 0.475ns (64.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 86.873 - 83.333 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     3.888    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y192        FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.475     4.622    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[14]
    SLICE_X18Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.166    86.873    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.349    87.221    
                         clock uncertainty           -0.035    87.186    
    SLICE_X18Y192        FDRE (Setup_fdre_C_D)        0.004    87.190    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.190    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                 82.568    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.223ns (31.900%)  route 0.476ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 86.919 - 83.333 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.352     3.931    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y178         FDRE (Prop_fdre_C_Q)         0.223     4.154 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.476     4.630    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[3]
    SLICE_X3Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.212    86.919    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.346    87.264    
                         clock uncertainty           -0.035    87.229    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)       -0.009    87.220    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.220    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.595ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.708%)  route 0.466ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 86.928 - 83.333 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.364     3.943    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y192         FDRE (Prop_fdre_C_Q)         0.259     4.202 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.466     4.669    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[2]
    SLICE_X4Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.221    86.928    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.349    87.276    
                         clock uncertainty           -0.035    87.241    
    SLICE_X4Y192         FDRE (Setup_fdre_C_D)        0.023    87.264    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.264    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                 82.595    

Slack (MET) :             82.596ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.735%)  route 0.466ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 86.917 - 83.333 ) 
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.350     3.929    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_fdre_C_Q)         0.259     4.188 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.466     4.654    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[6]
    SLICE_X4Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.210    86.917    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
                         clock pessimism              0.346    87.262    
                         clock uncertainty           -0.035    87.227    
    SLICE_X4Y178         FDRE (Setup_fdre_C_D)        0.023    87.250    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.250    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 82.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y190        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     1.947    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[8]
    SLICE_X17Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.793     2.149    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.358     1.792    
    SLICE_X17Y190        FDRE (Hold_fdre_C_D)         0.049     1.841    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.947    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X17Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.793     2.149    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.358     1.792    
    SLICE_X17Y192        FDRE (Hold_fdre_C_D)         0.049     1.841    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.611     1.817    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     1.917 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     1.972    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X3Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.817     2.173    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y180         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.357     1.817    
    SLICE_X3Y180         FDRE (Hold_fdre_C_D)         0.049     1.866    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.608     1.814    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.100     1.914 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.969    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X7Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.814     2.170    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.357     1.814    
    SLICE_X7Y179         FDRE (Hold_fdre_C_D)         0.049     1.863    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.610     1.816    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.100     1.916 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.971    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X3Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.816     2.172    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.357     1.816    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.049     1.865    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.819    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184         FDRE (Prop_fdre_C_Q)         0.100     1.919 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     1.974    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X7Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.819     2.175    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.357     1.819    
    SLICE_X7Y184         FDRE (Hold_fdre_C_D)         0.049     1.868    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.612     1.818    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     1.918 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.973    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.818     2.174    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.357     1.818    
    SLICE_X7Y183         FDRE (Hold_fdre_C_D)         0.049     1.867    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.580     1.786    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X25Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y189        FDRE (Prop_fdre_C_Q)         0.100     1.886 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.941    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X25Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.787     2.143    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X25Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.358     1.786    
    SLICE_X25Y189        FDRE (Hold_fdre_C_D)         0.049     1.835    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.616     1.822    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y190         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDRE (Prop_fdre_C_Q)         0.100     1.922 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     1.977    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[8]
    SLICE_X5Y190         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.824     2.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y190         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.359     1.822    
    SLICE_X5Y190         FDRE (Hold_fdre_C_D)         0.049     1.871    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.618     1.824    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y191         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDRE (Prop_fdre_C_Q)         0.100     1.924 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     1.979    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X3Y191         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.826     2.182    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y191         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.359     1.824    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.049     1.873    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y22  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X1Y176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X1Y176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y181    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y181    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y181    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y179    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.244ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.244ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.698ns  (logic 0.236ns (33.806%)  route 0.462ns (66.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y198        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y199        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 32.244    

Slack (MET) :             32.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.507%)  route 0.361ns (60.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y199        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.361     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y200        FDCE (Setup_fdce_C_D)       -0.094    32.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.906    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 32.309    

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.594ns  (logic 0.236ns (39.742%)  route 0.358ns (60.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X50Y199        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y198        FDCE (Setup_fdce_C_D)       -0.094    32.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.906    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 32.312    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.235%)  route 0.375ns (64.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y198        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.375     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y201        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.630ns  (logic 0.259ns (41.102%)  route 0.371ns (58.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X50Y199        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.371     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X49Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y199        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                 32.361    

Slack (MET) :             32.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.620ns  (logic 0.259ns (41.777%)  route 0.361ns (58.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y198        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.361     0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X56Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y200        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 32.370    

Slack (MET) :             32.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.567ns  (logic 0.259ns (45.672%)  route 0.308ns (54.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y199        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.308     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y200        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                 32.424    

Slack (MET) :             32.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.800%)  route 0.272ns (51.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y198        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y199        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 32.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12mhz_design_1_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][378]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.573ns  (logic 0.223ns (6.241%)  route 3.350ns (93.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 172.487 - 170.000 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 167.977 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.310   167.977    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X19Y154        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.223   168.200 r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[14]/Q
                         net (fo=6, routed)           3.350   171.550    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[378]
    SLICE_X16Y161        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][378]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.163   172.487    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y161        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][378]_srl8/CLK
                         clock pessimism              0.000   172.487    
                         clock uncertainty           -0.525   171.962    
    SLICE_X16Y161        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   171.915    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][378]_srl8
  -------------------------------------------------------------------
                         required time                        171.915    
                         arrival time                        -171.550    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][732]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.573ns  (logic 0.223ns (6.242%)  route 3.350ns (93.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 172.623 - 170.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 168.138 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.471   168.138    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X11Y203        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y203        FDRE (Prop_fdre_C_Q)         0.223   168.361 r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.350   171.710    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[732]
    SLICE_X10Y205        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][732]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.299   172.623    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y205        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][732]_srl8/CLK
                         clock pessimism              0.000   172.623    
                         clock uncertainty           -0.525   172.098    
    SLICE_X10Y205        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022   172.076    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][732]_srl8
  -------------------------------------------------------------------
                         required time                        172.076    
                         arrival time                        -171.710    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][715]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.547ns  (logic 0.223ns (6.287%)  route 3.324ns (93.713%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 172.493 - 170.000 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 167.978 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.311   167.978    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223   168.201 r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]/Q
                         net (fo=6, routed)           3.324   171.524    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[715]
    SLICE_X8Y196         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][715]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.169   172.493    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y196         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][715]_srl8/CLK
                         clock pessimism              0.000   172.493    
                         clock uncertainty           -0.525   171.968    
    SLICE_X8Y196         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034   171.934    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][715]_srl8
  -------------------------------------------------------------------
                         required time                        171.934    
                         arrival time                        -171.524    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][690]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.514ns  (logic 0.259ns (7.371%)  route 3.255ns (92.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 172.493 - 170.000 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 167.978 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.311   167.978    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y198        FDRE (Prop_fdre_C_Q)         0.259   168.237 r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.255   171.492    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[690]
    SLICE_X8Y195         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][690]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.169   172.493    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y195         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][690]_srl8/CLK
                         clock pessimism              0.000   172.493    
                         clock uncertainty           -0.525   171.968    
    SLICE_X8Y195         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   171.921    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][690]_srl8
  -------------------------------------------------------------------
                         required time                        171.921    
                         arrival time                        -171.492    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][641]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.529ns  (logic 0.223ns (6.319%)  route 3.306ns (93.681%))
  Logic Levels:           0  
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 172.489 - 170.000 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 167.976 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.309   167.976    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X9Y190         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.223   168.199 r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/Q
                         net (fo=5, routed)           3.306   171.505    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[641]
    SLICE_X8Y188         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][641]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.165   172.489    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y188         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][641]_srl8/CLK
                         clock pessimism              0.000   172.489    
                         clock uncertainty           -0.525   171.964    
    SLICE_X8Y188         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   171.934    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][641]_srl8
  -------------------------------------------------------------------
                         required time                        171.934    
                         arrival time                        -171.504    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][727]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.456ns  (logic 0.223ns (6.453%)  route 3.233ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 172.493 - 170.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 168.138 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.471   168.138    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y202         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y202         FDRE (Prop_fdre_C_Q)         0.223   168.361 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[13]/Q
                         net (fo=6, routed)           3.233   171.594    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[727]
    SLICE_X8Y199         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][727]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.169   172.493    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y199         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][727]_srl8/CLK
                         clock pessimism              0.000   172.493    
                         clock uncertainty           -0.525   171.968    
    SLICE_X8Y199         SRL16E (Setup_srl16e_CLK_D)
                                                      0.069   172.037    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][727]_srl8
  -------------------------------------------------------------------
                         required time                        172.037    
                         arrival time                        -171.594    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][624]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.507ns  (logic 0.223ns (6.359%)  route 3.284ns (93.641%))
  Logic Levels:           0  
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 172.489 - 170.000 ) 
    Source Clock Delay      (SCD):    1.304ns = ( 167.971 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.304   167.971    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X9Y185         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y185         FDRE (Prop_fdre_C_Q)         0.223   168.194 r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[8]/Q
                         net (fo=5, routed)           3.284   171.477    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[624]
    SLICE_X8Y186         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][624]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.165   172.489    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y186         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][624]_srl8/CLK
                         clock pessimism              0.000   172.489    
                         clock uncertainty           -0.525   171.964    
    SLICE_X8Y186         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031   171.933    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][624]_srl8
  -------------------------------------------------------------------
                         required time                        171.933    
                         arrival time                        -171.477    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][714]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.480ns  (logic 0.223ns (6.408%)  route 3.257ns (93.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 172.493 - 170.000 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 167.978 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.311   167.978    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223   168.201 r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]/Q
                         net (fo=6, routed)           3.257   171.458    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[714]
    SLICE_X8Y196         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][714]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.169   172.493    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y196         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][714]_srl8/CLK
                         clock pessimism              0.000   172.493    
                         clock uncertainty           -0.525   171.968    
    SLICE_X8Y196         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   171.921    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][714]_srl8
  -------------------------------------------------------------------
                         required time                        171.921    
                         arrival time                        -171.458    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][539]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.489ns  (logic 0.223ns (6.391%)  route 3.266ns (93.609%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 172.479 - 170.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 167.965 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.298   167.965    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X15Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y179        FDRE (Prop_fdre_C_Q)         0.223   168.188 r  design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[7]/Q
                         net (fo=5, routed)           3.266   171.454    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[539]
    SLICE_X22Y179        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][539]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.155   172.479    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y179        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][539]_srl8/CLK
                         clock pessimism              0.000   172.479    
                         clock uncertainty           -0.525   171.954    
    SLICE_X22Y179        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034   171.920    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][539]_srl8
  -------------------------------------------------------------------
                         required time                        171.920    
                         arrival time                        -171.454    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.622ns  (logic 0.223ns (6.156%)  route 3.399ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 172.619 - 170.000 ) 
    Source Clock Delay      (SCD):    1.304ns = ( 167.971 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.304   167.971    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X21Y161        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y161        FDRE (Prop_fdre_C_Q)         0.223   168.194 r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[5]/Q
                         net (fo=5, routed)           3.399   171.593    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[229]
    SLICE_X22Y201        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.295   172.619    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y201        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/CLK
                         clock pessimism              0.000   172.619    
                         clock uncertainty           -0.525   172.094    
    SLICE_X22Y201        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026   172.068    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8
  -------------------------------------------------------------------
                         required time                        172.068    
                         arrival time                        -171.593    
  -------------------------------------------------------------------
                         slack                                  0.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][519]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.100ns (5.620%)  route 1.679ns (94.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.581     0.581    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[15]/Q
                         net (fo=6, routed)           1.679     2.360    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[519]
    SLICE_X22Y178        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][519]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.780     1.579    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y178        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][519]_srl8/CLK
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.525     2.104    
    SLICE_X22Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.258    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][519]_srl8
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][371]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.100ns (5.798%)  route 1.625ns (94.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.588     0.588    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X19Y152        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y152        FDRE (Prop_fdre_C_Q)         0.100     0.688 r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[7]/Q
                         net (fo=5, routed)           1.625     2.313    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[371]
    SLICE_X22Y161        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][371]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.790     1.589    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y161        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][371]_srl8/CLK
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.525     2.114    
    SLICE_X22Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.209    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][371]_srl8
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.100ns (6.135%)  route 1.530ns (93.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.669     0.669    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X9Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.100     0.769 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[6]/Q
                         net (fo=5, routed)           1.530     2.299    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_35[2]
    SLICE_X12Y195        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.794     1.593    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X12Y195        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][2]/C
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.525     2.118    
    SLICE_X12Y195        FDRE (Hold_fdre_C_D)         0.064     2.182    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][2]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.100ns (5.845%)  route 1.611ns (94.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.579     0.579    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y179        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.100     0.679 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[5]/Q
                         net (fo=5, routed)           1.611     2.290    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X20Y179        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.782     1.581    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X20Y179        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.525     2.106    
    SLICE_X20Y179        FDRE (Hold_fdre_C_D)         0.067     2.173    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][244]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.100ns (5.734%)  route 1.644ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.581     0.581    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X21Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y166        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           1.644     2.325    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[244]
    SLICE_X22Y170        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][244]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.781     1.580    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y170        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][244]_srl8/CLK
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.525     2.105    
    SLICE_X22Y170        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.207    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][244]_srl8
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.100ns (5.678%)  route 1.661ns (94.322%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.618     0.618    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y199         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[10]/Q
                         net (fo=5, routed)           1.661     2.379    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_32[6]
    SLICE_X13Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.895     1.694    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X13Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][6]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X13Y200        FDRE (Hold_fdre_C_D)         0.039     2.258    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][6]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.100ns (5.934%)  route 1.585ns (94.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.605     0.605    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDRE (Prop_fdre_C_Q)         0.100     0.705 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/Q
                         net (fo=5, routed)           1.585     2.290    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_16[6]
    SLICE_X14Y174        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.778     1.577    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X14Y174        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][6]/C
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.525     2.102    
    SLICE_X14Y174        FDRE (Hold_fdre_C_D)         0.064     2.166    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][6]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.100ns (5.662%)  route 1.666ns (94.338%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.618     0.618    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y199         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[9]/Q
                         net (fo=5, routed)           1.666     2.384    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_32[5]
    SLICE_X13Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.895     1.694    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X13Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][5]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X13Y200        FDRE (Hold_fdre_C_D)         0.041     2.260    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][5]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.100ns (5.828%)  route 1.616ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.614     0.614    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y162         FDRE (Prop_fdre_C_Q)         0.100     0.714 r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[8]/Q
                         net (fo=5, routed)           1.616     2.330    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[4]
    SLICE_X4Y169         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.815     1.614    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X4Y169         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.525     2.139    
    SLICE_X4Y169         FDRE (Hold_fdre_C_D)         0.066     2.205    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.100ns (5.940%)  route 1.584ns (94.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.698     0.698    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.100     0.798 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[15]/Q
                         net (fo=6, routed)           1.584     2.382    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_32[11]
    SLICE_X13Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.895     1.694    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X13Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][11]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X13Y200        FDRE (Hold_fdre_C_D)         0.036     2.255    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][11]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (34.968%)  route 0.379ns (65.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.379     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y199        FDCE (Setup_fdce_C_D)       -0.089     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  9.328    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.605ns  (logic 0.204ns (33.735%)  route 0.401ns (66.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X49Y199        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.401     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y200        FDCE (Setup_fdce_C_D)       -0.059     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.543ns  (logic 0.236ns (43.453%)  route 0.307ns (56.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y199        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y199        FDCE (Setup_fdce_C_D)       -0.060     9.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.934%)  route 0.398ns (64.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X49Y199        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.398     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y199        FDCE (Setup_fdce_C_D)        0.022    10.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  9.401    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.606ns  (logic 0.223ns (36.800%)  route 0.383ns (63.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.383     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y199        FDCE (Setup_fdce_C_D)        0.021    10.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.346%)  route 0.278ns (57.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.278     0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y199        FDCE (Setup_fdce_C_D)       -0.061     9.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  9.457    

Slack (MET) :             9.509ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.514ns  (logic 0.223ns (43.425%)  route 0.291ns (56.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.291     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y199        FDCE (Setup_fdce_C_D)        0.023    10.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  9.509    

Slack (MET) :             9.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.893%)  route 0.274ns (55.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y199                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y199        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y199        FDCE (Setup_fdce_C_D)        0.023    10.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  9.526    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.606ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.841ns (37.166%)  route 1.422ns (62.834%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.223     4.428 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.918     5.345    design_1_i/moving_average_top_0/U0/MA0/data_a1_in[12]
    SLICE_X21Y163        LUT3 (Prop_lut3_I1_O)        0.049     5.394 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_2/O
                         net (fo=2, routed)           0.504     5.899    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_2_n_0
    SLICE_X21Y163        LUT4 (Prop_lut4_I0_O)        0.136     6.035 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_6_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.302 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.302    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.468 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.468    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__3_n_6
    SLICE_X21Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.161    84.494    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[17]/C
                         clock pessimism              0.000    84.494    
                         clock uncertainty           -0.470    84.024    
    SLICE_X21Y164        FDRE (Setup_fdre_C_D)        0.049    84.073    design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.073    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 77.606    

Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.930ns (42.062%)  route 1.281ns (57.938%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 84.500 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_fdre_C_Q)         0.259     4.479 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.785     5.264    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[8]
    SLICE_X15Y156        LUT3 (Prop_lut3_I1_O)        0.049     5.313 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_3__3/O
                         net (fo=2, routed)           0.496     5.809    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_3__3_n_0
    SLICE_X15Y156        LUT4 (Prop_lut4_I3_O)        0.136     5.945 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     5.945    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_7__3_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.212 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.212    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.265 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.265    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.431 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.431    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__3_n_6
    SLICE_X15Y158        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.167    84.500    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X15Y158        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[17]/C
                         clock pessimism              0.000    84.500    
                         clock uncertainty           -0.470    84.030    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)        0.049    84.079    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.079    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             77.651ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 1.040ns (47.103%)  route 1.168ns (52.897%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 84.500 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y146        FDRE (Prop_fdre_C_Q)         0.236     4.456 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           0.645     5.101    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[3]
    SLICE_X19Y151        LUT3 (Prop_lut3_I1_O)        0.138     5.239 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_4__9/O
                         net (fo=2, routed)           0.523     5.762    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_4__9_n_0
    SLICE_X19Y152        LUT4 (Prop_lut4_I3_O)        0.135     5.897 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_8__9/O
                         net (fo=1, routed)           0.000     5.897    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_8__9_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.156    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__1_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__2_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.428 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.428    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__3_n_6
    SLICE_X19Y155        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.167    84.500    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X19Y155        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[17]/C
                         clock pessimism              0.000    84.500    
                         clock uncertainty           -0.470    84.030    
    SLICE_X19Y155        FDRE (Setup_fdre_C_D)        0.049    84.079    design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.079    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 77.651    

Slack (MET) :             77.661ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.786ns (35.600%)  route 1.422ns (64.400%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.223     4.428 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.918     5.345    design_1_i/moving_average_top_0/U0/MA0/data_a1_in[12]
    SLICE_X21Y163        LUT3 (Prop_lut3_I1_O)        0.049     5.394 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_2/O
                         net (fo=2, routed)           0.504     5.899    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_2_n_0
    SLICE_X21Y163        LUT4 (Prop_lut4_I0_O)        0.136     6.035 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.035    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_i_6_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.302 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.302    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.413 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.413    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__3_n_7
    SLICE_X21Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.161    84.494    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[16]/C
                         clock pessimism              0.000    84.494    
                         clock uncertainty           -0.470    84.024    
    SLICE_X21Y164        FDRE (Setup_fdre_C_D)        0.049    84.073    design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.073    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 77.661    

Slack (MET) :             77.702ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.877ns (40.639%)  route 1.281ns (59.361%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 84.501 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_fdre_C_Q)         0.259     4.479 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.785     5.264    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[8]
    SLICE_X15Y156        LUT3 (Prop_lut3_I1_O)        0.049     5.313 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_3__3/O
                         net (fo=2, routed)           0.496     5.809    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_3__3_n_0
    SLICE_X15Y156        LUT4 (Prop_lut4_I3_O)        0.136     5.945 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     5.945    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_7__3_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.212 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.212    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.378 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.378    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2_n_6
    SLICE_X15Y157        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.168    84.501    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X15Y157        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]/C
                         clock pessimism              0.000    84.501    
                         clock uncertainty           -0.470    84.031    
    SLICE_X15Y157        FDRE (Setup_fdre_C_D)        0.049    84.080    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.080    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 77.702    

Slack (MET) :             77.702ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.836ns (38.579%)  route 1.331ns (61.421%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 84.495 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y153        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.223     4.428 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.893     5.321    design_1_i/moving_average_top_0/U0/MA0/data_a1_in[7]
    SLICE_X21Y161        LUT3 (Prop_lut3_I1_O)        0.053     5.374 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__1_i_4/O
                         net (fo=2, routed)           0.438     5.812    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__1_i_4_n_0
    SLICE_X21Y162        LUT4 (Prop_lut4_I3_O)        0.135     5.947 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__1_i_8_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.206 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.206    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.372 r  design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.372    design_1_i/moving_average_top_0/U0/MA0/r_acc0_carry__2_n_6
    SLICE_X21Y163        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.162    84.495    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X21Y163        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[13]/C
                         clock pessimism              0.000    84.495    
                         clock uncertainty           -0.470    84.025    
    SLICE_X21Y163        FDRE (Setup_fdre_C_D)        0.049    84.074    design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.074    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 77.702    

Slack (MET) :             77.703ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.875ns (40.584%)  route 1.281ns (59.416%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 84.500 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_fdre_C_Q)         0.259     4.479 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.785     5.264    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[8]
    SLICE_X15Y156        LUT3 (Prop_lut3_I1_O)        0.049     5.313 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_3__3/O
                         net (fo=2, routed)           0.496     5.809    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_3__3_n_0
    SLICE_X15Y156        LUT4 (Prop_lut4_I3_O)        0.136     5.945 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     5.945    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_i_7__3_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.212 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.212    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.265 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.265    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.376 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__3_n_7
    SLICE_X15Y158        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.167    84.500    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X15Y158        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[16]/C
                         clock pessimism              0.000    84.500    
                         clock uncertainty           -0.470    84.030    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)        0.049    84.079    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.079    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                 77.703    

Slack (MET) :             77.704ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.987ns (45.802%)  route 1.168ns (54.198%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 84.500 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y146        FDRE (Prop_fdre_C_Q)         0.236     4.456 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           0.645     5.101    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[3]
    SLICE_X19Y151        LUT3 (Prop_lut3_I1_O)        0.138     5.239 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_4__9/O
                         net (fo=2, routed)           0.523     5.762    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_4__9_n_0
    SLICE_X19Y152        LUT4 (Prop_lut4_I3_O)        0.135     5.897 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_8__9/O
                         net (fo=1, routed)           0.000     5.897    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_8__9_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.156    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__1_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.375 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.375    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__2_n_6
    SLICE_X19Y154        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.167    84.500    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X19Y154        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[13]/C
                         clock pessimism              0.000    84.500    
                         clock uncertainty           -0.470    84.030    
    SLICE_X19Y154        FDRE (Setup_fdre_C_D)        0.049    84.079    design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.079    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 77.704    

Slack (MET) :             77.706ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.985ns (45.752%)  route 1.168ns (54.248%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 84.500 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y146        FDRE (Prop_fdre_C_Q)         0.236     4.456 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           0.645     5.101    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[3]
    SLICE_X19Y151        LUT3 (Prop_lut3_I1_O)        0.138     5.239 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_4__9/O
                         net (fo=2, routed)           0.523     5.762    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_4__9_n_0
    SLICE_X19Y152        LUT4 (Prop_lut4_I3_O)        0.135     5.897 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_8__9/O
                         net (fo=1, routed)           0.000     5.897    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_i_8__9_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.156    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__0_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__1_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__2_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.373 r  design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.373    design_1_i/moving_average_top_0/U0/MA10/r_acc0_carry__3_n_7
    SLICE_X19Y155        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.167    84.500    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X19Y155        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[16]/C
                         clock pessimism              0.000    84.500    
                         clock uncertainty           -0.470    84.030    
    SLICE_X19Y155        FDRE (Setup_fdre_C_D)        0.049    84.079    design_1_i/moving_average_top_0/U0/MA10/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.079    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                 77.706    

Slack (MET) :             77.712ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.897ns (41.794%)  route 1.249ns (58.206%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 84.499 - 83.333 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.321     4.220    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y149        FDRE (Prop_fdre_C_Q)         0.204     4.424 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/Q
                         net (fo=3, routed)           0.692     5.115    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[11]
    SLICE_X17Y154        LUT3 (Prop_lut3_I1_O)        0.133     5.248 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2_i_3__7/O
                         net (fo=2, routed)           0.557     5.806    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2_i_3__7_n_0
    SLICE_X17Y155        LUT4 (Prop_lut4_I3_O)        0.135     5.941 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2_i_7__7/O
                         net (fo=1, routed)           0.000     5.941    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2_i_7__7_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.200 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.200    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2_n_0
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.366 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.366    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__3_n_6
    SLICE_X17Y156        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.166    84.499    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X17Y156        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[17]/C
                         clock pessimism              0.000    84.499    
                         clock uncertainty           -0.470    84.029    
    SLICE_X17Y156        FDRE (Setup_fdre_C_D)        0.049    84.078    design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.078    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 77.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.396%)  route 0.140ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.091     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.140     2.194    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[7]
    SLICE_X10Y155        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.794     0.794    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X10Y155        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.794    
                         clock uncertainty            0.470     1.264    
    SLICE_X10Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.380    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][4]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.413%)  route 0.103ns (46.587%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y152        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y152        FDRE (Prop_fdre_C_Q)         0.118     2.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/Q
                         net (fo=3, routed)           0.103     2.184    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[4]
    SLICE_X16Y152        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][4]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.795     0.795    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X16Y152        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][4]_srl15/CLK
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X16Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.367    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][4]_srl15
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.703%)  route 0.144ns (57.297%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.107     2.070 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.144     2.214    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[7]
    SLICE_X16Y152        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.795     0.795    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X16Y152        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X16Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.381    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][2]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.567%)  route 0.106ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.118     2.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.106     2.188    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[2]
    SLICE_X16Y152        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][2]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.795     0.795    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X16Y152        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][2]_srl15/CLK
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X16Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.351    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[14][2]_srl15
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][5]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        -1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.977    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y149        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y149        FDRE (Prop_fdre_C_Q)         0.118     2.095 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/Q
                         net (fo=3, routed)           0.107     2.202    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[5]
    SLICE_X18Y151        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][5]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.795     0.795    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X18Y151        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][5]_srl15/CLK
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X18Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.364    design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][5]_srl15
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.277%)  route 0.152ns (58.723%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.589     1.962    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X20Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y150        FDRE (Prop_fdre_C_Q)         0.107     2.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.152     2.222    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[7]
    SLICE_X18Y151        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.795     0.795    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X18Y151        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X18Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.381    design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][2]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.252%)  route 0.106ns (53.748%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y153        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_fdre_C_Q)         0.091     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.106     2.160    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[2]
    SLICE_X10Y155        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][2]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.794     0.794    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X10Y155        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][2]_srl15/CLK
                         clock pessimism              0.000     0.794    
                         clock uncertainty            0.470     1.264    
    SLICE_X10Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     1.314    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][2]_srl15
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][9]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y154        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/Q
                         net (fo=3, routed)           0.145     2.208    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[9]
    SLICE_X10Y157        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][9]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.793     0.793    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X10Y157        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][9]_srl15/CLK
                         clock pessimism              0.000     0.793    
                         clock uncertainty            0.470     1.263    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.361    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[14][9]_srl15
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][4]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.757%)  route 0.152ns (60.243%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.961    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y153        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y153        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.152     2.213    design_1_i/moving_average_top_0/U0/MA2/data_b1_in[4]
    SLICE_X22Y155        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][4]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_0/U0/MA2/clk
    SLICE_X22Y155        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][4]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X22Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.364    design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[14][4]_srl15
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][2]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.963    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y150        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.137     2.200    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[2]
    SLICE_X18Y151        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][2]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.795     0.795    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X18Y151        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][2]_srl15/CLK
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X18Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.351    design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[14][2]_srl15
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.849    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.527ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.976ns (39.783%)  route 1.477ns (60.217%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 84.543 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.376 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.429 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.595 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.595    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__3_n_6
    SLICE_X7Y178         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.210    84.543    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y178         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[17]/C
                         clock pessimism              0.000    84.543    
                         clock uncertainty           -0.470    84.073    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)        0.049    84.122    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.122    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 77.527    

Slack (MET) :             77.579ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.923ns (38.453%)  route 1.477ns (61.547%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 84.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.376 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.542 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.542    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_6
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.209    84.542    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/C
                         clock pessimism              0.000    84.542    
                         clock uncertainty           -0.470    84.072    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)        0.049    84.121    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.121    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 77.579    

Slack (MET) :             77.582ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.921ns (38.402%)  route 1.477ns (61.598%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 84.543 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.376 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.429 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.540 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.540    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__3_n_7
    SLICE_X7Y178         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.210    84.543    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y178         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[16]/C
                         clock pessimism              0.000    84.543    
                         clock uncertainty           -0.470    84.073    
    SLICE_X7Y178         FDRE (Setup_fdre_C_D)        0.049    84.122    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.122    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 77.582    

Slack (MET) :             77.596ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.906ns (38.014%)  route 1.477ns (61.986%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 84.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.376 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.525 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     6.525    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_4
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.209    84.542    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[15]/C
                         clock pessimism              0.000    84.542    
                         clock uncertainty           -0.470    84.072    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)        0.049    84.121    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         84.121    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 77.596    

Slack (MET) :             77.631ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.870ns (37.064%)  route 1.477ns (62.936%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 84.541 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.489 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.489    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_6
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.208    84.541    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]/C
                         clock pessimism              0.000    84.541    
                         clock uncertainty           -0.470    84.071    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.049    84.120    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.120    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 77.631    

Slack (MET) :             77.634ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.868ns (37.010%)  route 1.477ns (62.990%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 84.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.376 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.487 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.487    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_7
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.209    84.542    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]/C
                         clock pessimism              0.000    84.542    
                         clock uncertainty           -0.470    84.072    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)        0.049    84.121    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.121    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 77.634    

Slack (MET) :             77.634ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.868ns (37.010%)  route 1.477ns (62.990%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 84.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.376 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.487 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     6.487    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_5
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.209    84.542    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[14]/C
                         clock pessimism              0.000    84.542    
                         clock uncertainty           -0.470    84.072    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)        0.049    84.121    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         84.121    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 77.634    

Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.853ns (36.605%)  route 1.477ns (63.395%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 84.541 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.323 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.472 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.472    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_4
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.208    84.541    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]/C
                         clock pessimism              0.000    84.541    
                         clock uncertainty           -0.470    84.071    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.049    84.120    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.120    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             77.670ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.043ns (45.141%)  route 1.268ns (54.859%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 84.496 - 83.333 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.302     4.094    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X8Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.236     4.330 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.632     4.963    design_1_i/moving_average_top_1/U0/MA10/data_f1_in[4]
    SLICE_X13Y181        LUT3 (Prop_lut3_I1_O)        0.132     5.095 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_3__9/O
                         net (fo=2, routed)           0.635     5.730    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_3__9_n_0
    SLICE_X13Y181        LUT4 (Prop_lut4_I3_O)        0.136     5.866 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_7__9/O
                         net (fo=1, routed)           0.000     5.866    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_7__9_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.133 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.186 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.186    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__1_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.239 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.239    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__2_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.405 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.405    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__3_n_6
    SLICE_X13Y184        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.163    84.496    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X13Y184        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[17]/C
                         clock pessimism              0.000    84.496    
                         clock uncertainty           -0.470    84.026    
    SLICE_X13Y184        FDRE (Setup_fdre_C_D)        0.049    84.075    design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.075    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                 77.670    

Slack (MET) :             77.683ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.817ns (35.610%)  route 1.477ns (64.390%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 84.540 - 83.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.349     4.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.259     4.400 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.697     5.098    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[0]
    SLICE_X7Y174         LUT2 (Prop_lut2_I0_O)        0.049     5.147 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3/O
                         net (fo=2, routed)           0.773     5.920    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_3_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     6.263 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.270    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.436 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.436    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_6
    SLICE_X7Y175         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.207    84.540    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X7Y175         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[5]/C
                         clock pessimism              0.000    84.540    
                         clock uncertainty           -0.470    84.070    
    SLICE_X7Y175         FDRE (Setup_fdre_C_D)        0.049    84.119    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.119    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                 77.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[14][1]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.604     1.983    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.118     2.101 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           0.094     2.195    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[1]
    SLICE_X6Y174         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[14][1]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.809     0.809    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X6Y174         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[14][1]_srl15/CLK
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.470     1.279    
    SLICE_X6Y174         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.377    design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[14][1]_srl15
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][13]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.739%)  route 0.110ns (48.261%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.958    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.118     2.076 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/Q
                         net (fo=4, routed)           0.110     2.186    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[13]
    SLICE_X16Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][13]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.784     0.784    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X16Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][13]_srl15/CLK
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.470     1.254    
    SLICE_X16Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.353    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][13]_srl15
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[14][6]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.961%)  route 0.099ns (52.038%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.613     1.992    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.091     2.083 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.099     2.182    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[6]
    SLICE_X6Y186         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[14][6]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.820     0.820    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X6Y186         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[14][6]_srl15/CLK
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.470     1.290    
    SLICE_X6Y186         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     1.348    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[14][6]_srl15
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][11]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.261%)  route 0.102ns (52.739%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.958    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_fdre_C_Q)         0.091     2.049 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/Q
                         net (fo=3, routed)           0.102     2.151    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[11]
    SLICE_X16Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][11]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.784     0.784    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X16Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][11]_srl15/CLK
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.470     1.254    
    SLICE_X16Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.059     1.313    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][11]_srl15
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.938%)  route 0.162ns (64.062%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.577     1.956    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.091     2.047 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.162     2.209    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[7]
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.782     0.782    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X14Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.370    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][4]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.665%)  route 0.140ns (58.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.578     1.957    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.100     2.057 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.140     2.197    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[4]
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][4]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.782     0.782    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][4]_srl15/CLK
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X14Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.354    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][4]_srl15
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][0]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (46.046%)  route 0.107ns (53.954%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.577     1.956    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y177        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y177        FDRE (Prop_fdre_C_Q)         0.091     2.047 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.107     2.154    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[0]
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][0]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.782     0.782    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][0]_srl15/CLK
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X14Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.308    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][3]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.532%)  route 0.109ns (54.468%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.577     1.956    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.091     2.047 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           0.109     2.156    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[3]
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][3]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.782     0.782    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X14Y178        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][3]_srl15/CLK
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X14Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.057     1.309    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][3]_srl15
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][8]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.958    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y180        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_fdre_C_Q)         0.091     2.049 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.113     2.162    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[8]
    SLICE_X16Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][8]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.784     0.784    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X16Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][8]_srl15/CLK
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.470     1.254    
    SLICE_X16Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.308    design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[14][8]_srl15
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[14][11]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.107ns (48.524%)  route 0.114ns (51.476%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.581     1.960    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y181        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y181        FDRE (Prop_fdre_C_Q)         0.107     2.067 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/Q
                         net (fo=3, routed)           0.114     2.181    design_1_i/moving_average_top_1/U0/MA4/data_c1_in[11]
    SLICE_X10Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[14][11]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.784     0.784    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X10Y180        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[14][11]_srl15/CLK
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.470     1.254    
    SLICE_X10Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.059     1.313    design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[14][11]_srl15
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.544ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.000ns (40.770%)  route 1.453ns (59.230%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.318 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.371 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.371    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.537 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     7.537    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__3_n_6
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[17]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y197        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 76.544    

Slack (MET) :             76.597ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.947ns (39.462%)  route 1.453ns (60.539%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.318 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.484 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     7.484    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y196        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 76.597    

Slack (MET) :             76.599ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.945ns (39.411%)  route 1.453ns (60.589%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.318 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.371 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.371    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.482 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     7.482    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__3_n_7
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[16]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y197        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                 76.599    

Slack (MET) :             76.614ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.930ns (39.030%)  route 1.453ns (60.970%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.318 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.467 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     7.467    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_4
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y196        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                 76.614    

Slack (MET) :             76.650ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.894ns (38.094%)  route 1.453ns (61.906%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.431 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     7.431    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_6
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y195        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 76.650    

Slack (MET) :             76.652ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.892ns (38.042%)  route 1.453ns (61.959%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.318 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.429 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     7.429    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_7
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y196        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 76.652    

Slack (MET) :             76.652ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.892ns (38.042%)  route 1.453ns (61.959%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.318 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.429 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     7.429    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_5
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y196        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 76.652    

Slack (MET) :             76.667ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.877ns (37.643%)  route 1.453ns (62.357%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.414 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     7.414    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_4
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y195        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 76.667    

Slack (MET) :             76.703ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.841ns (36.664%)  route 1.453ns (63.336%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.378 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.378    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_6
    SLICE_X11Y194        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y194        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y194        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 76.703    

Slack (MET) :             76.705ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.839ns (36.609%)  route 1.453ns (63.391%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.673     3.462    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.555 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.529     5.084    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223     5.307 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.874     6.181    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X11Y193        LUT2 (Prop_lut2_I0_O)        0.049     6.230 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.579     6.809    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X11Y193        LUT4 (Prop_lut4_I3_O)        0.136     6.945 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X11Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.212 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.212    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X11Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.265 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.376 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     7.376    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_5
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.169    84.502    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y195        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                 76.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][11]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.346%)  route 0.148ns (59.654%))
  Logic Levels:           0  
  Clock Path Skew:        -1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.669     2.474    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X11Y207        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y207        FDRE (Prop_fdre_C_Q)         0.100     2.574 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/Q
                         net (fo=3, routed)           0.148     2.722    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[11]
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][11]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][11]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.459    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][11]_srl15
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.363%)  route 0.182ns (66.637%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.091     2.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.182     2.748    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[7]
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y203        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.482    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[14][10]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.633%)  route 0.146ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.699     2.504    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y203         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y203         FDRE (Prop_fdre_C_Q)         0.118     2.622 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.146     2.768    design_1_i/moving_average_top_2/U0/MA0/data_a1_in[10]
    SLICE_X6Y200         SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[14][10]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.926     0.926    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X6Y200         SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[14][10]_srl15/CLK
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.470     1.396    
    SLICE_X6Y200         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.482    design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[14][10]_srl15
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][9]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.154%)  route 0.148ns (61.846%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.091     2.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/Q
                         net (fo=3, routed)           0.148     2.714    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[9]
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][9]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][9]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.060     1.424    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][9]_srl15
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][6]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.627%)  route 0.151ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.091     2.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.151     2.717    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[6]
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][6]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][6]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y203        SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     1.422    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][6]_srl15
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][12]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.558%)  route 0.189ns (65.442%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.100     2.575 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.189     2.764    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[12]
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][12]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][12]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.466    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][12]_srl15
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][3]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.693%)  route 0.157ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.091     2.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.157     2.723    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[3]
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][3]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][3]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y203        SRL16E (Hold_srl16e_CLK_D)
                                                      0.057     1.421    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][3]_srl15
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][10]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.946%)  route 0.149ns (62.054%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y204         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.091     2.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.149     2.715    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[10]
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][10]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][10]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.412    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][10]_srl15
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][0]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.128%)  route 0.161ns (63.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.091     2.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.161     2.727    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[0]
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][0]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y203        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][0]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y203        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.420    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][8]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.262%)  route 0.192ns (65.738%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.366     1.779    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.805 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.670     2.475    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.100     2.575 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.192     2.767    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[8]
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][8]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.894     0.894    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X10Y204        SRL16E                                       r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][8]_srl15/CLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.456    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[14][8]_srl15
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  1.311    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.412ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.941ns (38.310%)  route 1.515ns (61.690%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 84.550 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.498 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.498    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.551 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2_n_0
    SLICE_X7Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.717 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.717    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__3_n_6
    SLICE_X7Y164         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.217    84.550    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[17]/C
                         clock pessimism              0.000    84.550    
                         clock uncertainty           -0.470    84.080    
    SLICE_X7Y164         FDRE (Setup_fdre_C_D)        0.049    84.129    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.129    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 77.412    

Slack (MET) :             77.466ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.888ns (36.949%)  route 1.515ns (63.051%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.498 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.498    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.664 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.664    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2_n_6
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[13]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y163         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                 77.466    

Slack (MET) :             77.467ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.886ns (36.897%)  route 1.515ns (63.103%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 84.550 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.498 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.498    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.551 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2_n_0
    SLICE_X7Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.662 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.662    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__3_n_7
    SLICE_X7Y164         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.217    84.550    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[16]/C
                         clock pessimism              0.000    84.550    
                         clock uncertainty           -0.470    84.080    
    SLICE_X7Y164         FDRE (Setup_fdre_C_D)        0.049    84.129    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.129    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 77.467    

Slack (MET) :             77.483ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.871ns (36.500%)  route 1.515ns (63.500%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.498 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.498    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.647 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     6.647    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2_n_4
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[15]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y163         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                 77.483    

Slack (MET) :             77.519ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.835ns (35.527%)  route 1.515ns (64.473%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.611 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.611    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_6
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[9]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y162         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 77.519    

Slack (MET) :             77.521ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.833ns (35.473%)  route 1.515ns (64.527%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.498 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.498    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.609 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.609    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2_n_7
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[12]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y163         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 77.521    

Slack (MET) :             77.521ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.833ns (35.473%)  route 1.515ns (64.527%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.498 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.498    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.609 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     6.609    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__2_n_5
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[14]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y163         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 77.521    

Slack (MET) :             77.536ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.818ns (35.058%)  route 1.515ns (64.942%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.594 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.594    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_4
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[11]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y162         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 77.536    

Slack (MET) :             77.572ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.782ns (34.040%)  route 1.515ns (65.960%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.558 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.558    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_6
    SLICE_X7Y161         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y161         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[5]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y161         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 77.572    

Slack (MET) :             77.574ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.780ns (33.983%)  route 1.515ns (66.017%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 84.551 - 83.333 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.366     4.261    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.204     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.042     5.507    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[2]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.133     5.640 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.473     6.113    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.392 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.445 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.556 r  design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.556    design_1_i/moving_average_top_0/U0/MA11/r_acc0_carry__1_n_5
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.218    84.551    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X7Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[10]/C
                         clock pessimism              0.000    84.551    
                         clock uncertainty           -0.470    84.081    
    SLICE_X7Y162         FDRE (Setup_fdre_C_D)        0.049    84.130    design_1_i/moving_average_top_0/U0/MA11/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 77.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.233%)  route 0.149ns (59.767%))
  Logic Levels:           0  
  Clock Path Skew:        -1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.619     1.989    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.149     2.237    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[7]
    SLICE_X2Y161         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.825     0.825    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X2Y161         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.470     1.295    
    SLICE_X2Y161         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.449    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.521%)  route 0.153ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.587     1.957    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.100     2.057 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.153     2.210    design_1_i/moving_average_top_0/U0/MA3/data_b2_in[7]
    SLICE_X8Y160         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X8Y160         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X8Y160         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.416    design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][6]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.770%)  route 0.101ns (50.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.619     1.989    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.101     2.190    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[6]
    SLICE_X2Y161         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][6]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.825     0.825    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X2Y161         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][6]_srl15/CLK
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.470     1.295    
    SLICE_X2Y161         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.389    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[14][6]_srl15
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.803%)  route 0.150ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        -1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.583     1.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_fdre_C_Q)         0.091     2.044 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.150     2.193    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[7]
    SLICE_X20Y165        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.787     0.787    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X20Y165        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X20Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.375    design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA11/p_moving_average_reg[14][5]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.362%)  route 0.097ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.618     1.988    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_fdre_C_Q)         0.091     2.079 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[7]/Q
                         net (fo=3, routed)           0.097     2.176    design_1_i/moving_average_top_0/U0/MA11/data_f2_in[5]
    SLICE_X6Y160         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA11/p_moving_average_reg[14][5]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.823     0.823    design_1_i/moving_average_top_0/U0/MA11/clk
    SLICE_X6Y160         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA11/p_moving_average_reg[14][5]_srl15/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.470     1.293    
    SLICE_X6Y160         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.356    design_1_i/moving_average_top_0/U0/MA11/p_moving_average_reg[14][5]_srl15
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][12]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.476%)  route 0.105ns (53.524%))
  Logic Levels:           0  
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.587     1.957    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.091     2.048 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.105     2.153    design_1_i/moving_average_top_0/U0/MA9/data_e2_in[12]
    SLICE_X14Y161        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][12]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_0/U0/MA9/clk
    SLICE_X14Y161        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][12]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X14Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.328    design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][12]_srl15
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][13]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.731%)  route 0.104ns (53.269%))
  Logic Levels:           0  
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.587     1.957    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.091     2.048 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/Q
                         net (fo=4, routed)           0.104     2.151    design_1_i/moving_average_top_0/U0/MA9/data_e2_in[13]
    SLICE_X14Y161        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][13]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_0/U0/MA9/clk
    SLICE_X14Y161        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][13]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X14Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.325    design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][13]_srl15
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA15/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.449%)  route 0.159ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        -1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.615     1.985    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.091     2.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.159     2.234    design_1_i/moving_average_top_0/U0/MA15/data_h2_in[7]
    SLICE_X4Y165         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA15/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.819     0.819    design_1_i/moving_average_top_0/U0/MA15/clk
    SLICE_X4Y165         SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA15/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.470     1.289    
    SLICE_X4Y165         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.407    design_1_i/moving_average_top_0/U0/MA15/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.768%)  route 0.188ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        -1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.589     1.959    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.100     2.059 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.188     2.246    design_1_i/moving_average_top_0/U0/MA9/data_e2_in[7]
    SLICE_X14Y159        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.793     0.793    design_1_i/moving_average_top_0/U0/MA9/clk
    SLICE_X14Y159        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.793    
                         clock uncertainty            0.470     1.263    
    SLICE_X14Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.417    design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][8]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (52.051%)  route 0.099ns (47.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.958    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.107     2.065 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.099     2.163    design_1_i/moving_average_top_0/U0/MA9/data_e2_in[8]
    SLICE_X14Y161        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][8]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_0/U0/MA9/clk
    SLICE_X14Y161        SRL16E                                       r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][8]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X14Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.318    design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[14][8]_srl15
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.845    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.853ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.919ns (39.690%)  route 1.396ns (60.310%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 84.498 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.032 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.032    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X12Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.086 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.086    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.251 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.251    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__3_n_6
    SLICE_X12Y187        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.165    84.498    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y187        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[17]/C
                         clock pessimism              0.000    84.498    
                         clock uncertainty           -0.470    84.028    
    SLICE_X12Y187        FDRE (Setup_fdre_C_D)        0.076    84.104    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.104    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 77.853    

Slack (MET) :             77.907ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.865ns (38.250%)  route 1.396ns (61.750%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 84.498 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.032 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.032    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X12Y186        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.197 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.197    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_6
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.165    84.498    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]/C
                         clock pessimism              0.000    84.498    
                         clock uncertainty           -0.470    84.028    
    SLICE_X12Y186        FDRE (Setup_fdre_C_D)        0.076    84.104    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.104    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                 77.907    

Slack (MET) :             77.910ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.862ns (38.168%)  route 1.396ns (61.832%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 84.498 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.032 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.032    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X12Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.086 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.086    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.194 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.194    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__3_n_7
    SLICE_X12Y187        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.165    84.498    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y187        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[16]/C
                         clock pessimism              0.000    84.498    
                         clock uncertainty           -0.470    84.028    
    SLICE_X12Y187        FDRE (Setup_fdre_C_D)        0.076    84.104    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         84.104    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                 77.910    

Slack (MET) :             77.921ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.851ns (37.865%)  route 1.396ns (62.135%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 84.498 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.032 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.032    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X12Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.183 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     6.183    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_4
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.165    84.498    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[15]/C
                         clock pessimism              0.000    84.498    
                         clock uncertainty           -0.470    84.028    
    SLICE_X12Y186        FDRE (Setup_fdre_C_D)        0.076    84.104    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         84.104    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 77.921    

Slack (MET) :             77.952ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.987ns (44.089%)  route 1.252ns (55.911%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 84.499 - 83.333 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.308     3.887    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y190        FDRE (Prop_fdre_C_Q)         0.204     4.091 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.625     4.716    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[2]
    SLICE_X19Y188        LUT3 (Prop_lut3_I1_O)        0.133     4.849 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry_i_1__10/O
                         net (fo=2, routed)           0.627     5.476    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry_i_1__10_n_0
    SLICE_X19Y188        LUT4 (Prop_lut4_I3_O)        0.132     5.608 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry_i_5__10/O
                         net (fo=1, routed)           0.000     5.608    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry_i_5__10_n_0
    SLICE_X19Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.801 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.801    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry_n_0
    SLICE_X19Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.854 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X19Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.907 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.907    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X19Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.960 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.960    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__2_n_0
    SLICE_X19Y192        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.126 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.126    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__3_n_6
    SLICE_X19Y192        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.166    84.499    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X19Y192        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[17]/C
                         clock pessimism              0.000    84.499    
                         clock uncertainty           -0.470    84.029    
    SLICE_X19Y192        FDRE (Setup_fdre_C_D)        0.049    84.078    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.078    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 77.952    

Slack (MET) :             77.960ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.812ns (36.768%)  route 1.396ns (63.232%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 84.498 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.032 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.032    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X12Y186        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.144 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     6.144    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_5
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.165    84.498    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[14]/C
                         clock pessimism              0.000    84.498    
                         clock uncertainty           -0.470    84.028    
    SLICE_X12Y186        FDRE (Setup_fdre_C_D)        0.076    84.104    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         84.104    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 77.960    

Slack (MET) :             77.960ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.811ns (36.739%)  route 1.396ns (63.261%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 84.497 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.143 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.143    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_6
    SLICE_X12Y185        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.164    84.497    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y185        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]/C
                         clock pessimism              0.000    84.497    
                         clock uncertainty           -0.470    84.027    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)        0.076    84.103    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.103    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 77.960    

Slack (MET) :             77.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.808ns (36.653%)  route 1.396ns (63.347%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 84.498 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.032 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.032    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X12Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.140 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.140    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_7
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.165    84.498    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y186        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]/C
                         clock pessimism              0.000    84.498    
                         clock uncertainty           -0.470    84.028    
    SLICE_X12Y186        FDRE (Setup_fdre_C_D)        0.076    84.104    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.104    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                 77.964    

Slack (MET) :             77.970ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 1.061ns (47.794%)  route 1.159ns (52.206%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 84.555 - 83.333 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     3.944    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y191         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDRE (Prop_fdre_C_Q)         0.204     4.148 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.536     4.684    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[0]
    SLICE_X7Y190         LUT2 (Prop_lut2_I0_O)        0.129     4.813 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14/O
                         net (fo=2, routed)           0.623     5.436    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14_n_0
    SLICE_X7Y190         LUT4 (Prop_lut4_I3_O)        0.136     5.572 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14_n_0
    SLICE_X7Y190         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.839 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_n_0
    SLICE_X7Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.892 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.892    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0_n_0
    SLICE_X7Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.945 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.945    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.998 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__2_n_0
    SLICE_X7Y194         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.164 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.164    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__3_n_6
    SLICE_X7Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.222    84.555    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X7Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[17]/C
                         clock pessimism              0.000    84.555    
                         clock uncertainty           -0.470    84.085    
    SLICE_X7Y194         FDRE (Setup_fdre_C_D)        0.049    84.134    design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.134    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 77.970    

Slack (MET) :             77.974ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.797ns (36.336%)  route 1.396ns (63.664%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 84.497 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.356     3.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.204     4.139 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.835     4.974    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[6]
    SLICE_X12Y184        LUT3 (Prop_lut3_I1_O)        0.130     5.104 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6/O
                         net (fo=2, routed)           0.561     5.666    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_1__6_n_0
    SLICE_X12Y184        LUT4 (Prop_lut4_I3_O)        0.132     5.798 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.798    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_i_5__6_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.978 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X12Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.129 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.129    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_4
    SLICE_X12Y185        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        1.164    84.497    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X12Y185        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]/C
                         clock pessimism              0.000    84.497    
                         clock uncertainty           -0.470    84.027    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)        0.076    84.103    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.103    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                 77.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.531%)  route 0.109ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDRE (Prop_fdre_C_Q)         0.091     1.883 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.109     1.992    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[7]
    SLICE_X8Y189         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X8Y189         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X8Y189         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.380    design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[14][10]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.788    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y183        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y183        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.093     1.981    design_1_i/moving_average_top_1/U0/MA5/data_c2_in[10]
    SLICE_X16Y183        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[14][10]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.787     0.787    design_1_i/moving_average_top_1/U0/MA5/clk
    SLICE_X16Y183        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[14][10]_srl15/CLK
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X16Y183        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.343    design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[14][10]_srl15
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][10]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.333%)  route 0.107ns (51.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.107     1.999    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[10]
    SLICE_X8Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][10]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.793     0.793    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X8Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][10]_srl15/CLK
                         clock pessimism              0.000     0.793    
                         clock uncertainty            0.470     1.263    
    SLICE_X8Y190         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.349    design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][10]_srl15
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.869%)  route 0.149ns (62.131%))
  Logic Levels:           0  
  Clock Path Skew:        -1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.610     1.816    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.091     1.907 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.149     2.056    design_1_i/moving_average_top_1/U0/MA3/data_b2_in[7]
    SLICE_X6Y179         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.814     0.814    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X6Y179         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.470     1.284    
    SLICE_X6Y179         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.402    design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][4]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.346%)  route 0.101ns (48.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.616     1.822    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y191         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDRE (Prop_fdre_C_Q)         0.107     1.929 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.101     2.030    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[4]
    SLICE_X6Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][4]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.824     0.824    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X6Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][4]_srl15/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.470     1.294    
    SLICE_X6Y190         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.360    design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][4]_srl15
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][2]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.918%)  route 0.107ns (54.082%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y189        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDRE (Prop_fdre_C_Q)         0.091     1.883 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.107     1.990    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[2]
    SLICE_X8Y189         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][2]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.792     0.792    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X8Y189         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][2]_srl15/CLK
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X8Y189         SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     1.312    design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[14][2]_srl15
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][12]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.705%)  route 0.108ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y192        FDRE (Prop_fdre_C_Q)         0.107     1.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/Q
                         net (fo=3, routed)           0.108     2.007    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[12]
    SLICE_X18Y191        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][12]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.793     0.793    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X18Y191        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][12]_srl15/CLK
                         clock pessimism              0.000     0.793    
                         clock uncertainty            0.470     1.263    
    SLICE_X18Y191        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.327    design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][12]_srl15
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.352%)  route 0.182ns (66.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.616     1.822    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y192         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDRE (Prop_fdre_C_Q)         0.091     1.913 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.182     2.094    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[7]
    SLICE_X6Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.824     0.824    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X6Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][7]_srl15/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.470     1.294    
    SLICE_X6Y190         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.412    design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][10]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.830%)  route 0.099ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.586     1.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y192        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y192        FDRE (Prop_fdre_C_Q)         0.107     1.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/Q
                         net (fo=3, routed)           0.099     1.998    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[10]
    SLICE_X18Y191        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][10]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.793     0.793    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X18Y191        SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][10]_srl15/CLK
                         clock pessimism              0.000     0.793    
                         clock uncertainty            0.470     1.263    
    SLICE_X18Y191        SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     1.313    design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[14][10]_srl15
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][5]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.177%)  route 0.106ns (49.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.616     1.822    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y191         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDRE (Prop_fdre_C_Q)         0.107     1.929 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/Q
                         net (fo=3, routed)           0.106     2.035    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[5]
    SLICE_X6Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][5]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1702, routed)        0.824     0.824    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X6Y190         SRL16E                                       r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][5]_srl15/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.470     1.294    
    SLICE_X6Y190         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.349    design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[14][5]_srl15
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.686    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X10Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X10Y1          FDCE (Recov_fdce_C_CLR)     -0.154    12.653    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X10Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X10Y1          FDCE (Recov_fdce_C_CLR)     -0.154    12.653    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X10Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X10Y1          FDCE (Recov_fdce_C_CLR)     -0.154    12.653    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.302ns (3.725%)  route 7.805ns (96.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.337    11.100    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X10Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X10Y1          FDCE (Recov_fdce_C_CLR)     -0.154    12.653    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 0.302ns (3.763%)  route 7.723ns (96.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.255    11.018    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X9Y4           FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X9Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 0.302ns (3.763%)  route 7.723ns (96.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y285        FDSE (Prop_fdse_C_Q)         0.259     3.252 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.468     3.720    design_1_i/AND_GATE_0/B
    SLICE_X26Y283        LUT2 (Prop_lut2_I1_O)        0.043     3.763 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.255    11.018    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X9Y4           FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X9Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  1.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X48Y199        FDCE (Remov_fdce_C_CLR)     -0.050     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X49Y199        FDCE (Remov_fdce_C_CLR)     -0.069     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X49Y199        FDCE (Remov_fdce_C_CLR)     -0.069     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.309%)  route 0.207ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.629     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDPE (Prop_fdpe_C_Q)         0.118     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X49Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.755     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.056     1.498    
    SLICE_X49Y199        FDCE (Remov_fdce_C_CLR)     -0.069     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.475ns (17.410%)  route 2.253ns (82.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 38.173 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.816    38.989    
                         clock uncertainty           -0.035    38.954    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.212    38.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 29.993    

Slack (MET) :             29.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.475ns (17.410%)  route 2.253ns (82.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 38.173 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.816    38.989    
                         clock uncertainty           -0.035    38.954    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.212    38.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 29.993    

Slack (MET) :             29.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.475ns (17.410%)  route 2.253ns (82.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 38.173 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.816    38.989    
                         clock uncertainty           -0.035    38.954    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.212    38.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 29.993    

Slack (MET) :             29.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.475ns (17.410%)  route 2.253ns (82.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 38.173 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.816    38.989    
                         clock uncertainty           -0.035    38.954    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.212    38.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 29.993    

Slack (MET) :             29.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.475ns (17.410%)  route 2.253ns (82.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 38.173 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.816    38.989    
                         clock uncertainty           -0.035    38.954    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.212    38.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 29.993    

Slack (MET) :             29.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.475ns (17.410%)  route 2.253ns (82.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 38.173 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.816    38.989    
                         clock uncertainty           -0.035    38.954    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.212    38.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 29.993    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.475ns (18.625%)  route 2.075ns (81.375%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 38.172 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.816    38.988    
                         clock uncertainty           -0.035    38.953    
    SLICE_X52Y207        FDCE (Recov_fdce_C_CLR)     -0.154    38.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.475ns (18.625%)  route 2.075ns (81.375%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 38.172 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.816    38.988    
                         clock uncertainty           -0.035    38.953    
    SLICE_X52Y207        FDCE (Recov_fdce_C_CLR)     -0.154    38.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.475ns (18.625%)  route 2.075ns (81.375%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 38.172 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.816    38.988    
                         clock uncertainty           -0.035    38.953    
    SLICE_X52Y207        FDCE (Recov_fdce_C_CLR)     -0.154    38.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.475ns (18.625%)  route 2.075ns (81.375%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 38.172 - 33.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.388     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_fdre_C_Q)         0.204     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.994     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X46Y222        LUT4 (Prop_lut4_I2_O)        0.133     7.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y207        LUT1 (Prop_lut1_I0_O)        0.138     8.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.816    38.988    
                         clock uncertainty           -0.035    38.953    
    SLICE_X52Y207        FDCE (Recov_fdce_C_CLR)     -0.154    38.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                 30.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.050     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X59Y199        FDCE (Remov_fdce_C_CLR)     -0.069     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.208%)  route 0.149ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y200        FDPE (Prop_fdpe_C_Q)         0.118     3.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.426     3.299    
    SLICE_X59Y199        FDCE (Remov_fdce_C_CLR)     -0.069     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.218    





