#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17f9580 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x18fc940_0 .net "carryout", 0 0, L_0x1958040;  1 drivers
v0x18fca00_0 .var "command", 2 0;
v0x18fcad0_0 .var "operandA", 31 0;
v0x18fcbd0_0 .var "operandB", 31 0;
v0x18fcca0_0 .net "overflow", 0 0, L_0x1959a50;  1 drivers
v0x18fcd90_0 .net "result", 31 0, L_0x1959d60;  1 drivers
v0x18fce80_0 .net "zero", 0 0, L_0x195abe0;  1 drivers
S_0x17f3860 .scope module, "alu" "alu" 2 14, 3 131 0, S_0x17f9580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1955630/d .functor OR 1, L_0x19556f0, L_0x1957ad0, C4<0>, C4<0>;
L_0x1955630 .delay 1 (5000,5000,5000) L_0x1955630/d;
L_0x1957f30/d .functor OR 1, L_0x1955630, L_0x1955630, C4<0>, C4<0>;
L_0x1957f30 .delay 1 (5000,5000,5000) L_0x1957f30/d;
L_0x1958040/d .functor OR 1, L_0x19581a0, L_0x1958300, C4<0>, C4<0>;
L_0x1958040 .delay 1 (5000,5000,5000) L_0x1958040/d;
L_0x1959ca0/d .functor NOT 1, L_0x1958c20, C4<0>, C4<0>, C4<0>;
L_0x1959ca0 .delay 1 (5000,5000,5000) L_0x1959ca0/d;
L_0x1958d80/d .functor NOT 1, L_0x1959a50, C4<0>, C4<0>, C4<0>;
L_0x1958d80 .delay 1 (5000,5000,5000) L_0x1958d80/d;
L_0x1958e80/d .functor AND 1, L_0x1959ca0, L_0x1958fe0, L_0x195a4c0, C4<1>;
L_0x1958e80 .delay 1 (5000,5000,5000) L_0x1958e80/d;
L_0x195a5b0/d .functor NOT 1, L_0x1958e80, C4<0>, C4<0>, C4<0>;
L_0x195a5b0 .delay 1 (5000,5000,5000) L_0x195a5b0/d;
L_0x1956180/d .functor AND 1, L_0x195aa80, L_0x1958d80, L_0x1958e80, C4<1>;
L_0x1956180 .delay 1 (5000,5000,5000) L_0x1956180/d;
L_0x195b760/d .functor OR 1, L_0x195b8c0, L_0x1956180, C4<0>, C4<0>;
L_0x195b760 .delay 1 (5000,5000,5000) L_0x195b760/d;
v0x18f95f0_0 .net "SLTval", 0 0, L_0x1956180;  1 drivers
v0x18f96d0_0 .net *"_s321", 0 0, L_0x19522c0;  1 drivers
v0x18f97b0_0 .net *"_s324", 0 0, L_0x1950880;  1 drivers
v0x18f9870_0 .net *"_s327", 0 0, L_0x1953700;  1 drivers
v0x18f9950_0 .net *"_s330", 0 0, L_0x1953960;  1 drivers
v0x18f9a30_0 .net *"_s333", 0 0, L_0x1953b50;  1 drivers
v0x18f9b10_0 .net *"_s336", 0 0, L_0x19540b0;  1 drivers
v0x18f9bf0_0 .net *"_s339", 0 0, L_0x19542d0;  1 drivers
v0x18f9cd0_0 .net *"_s342", 0 0, L_0x19538d0;  1 drivers
v0x18f9e40_0 .net *"_s345", 0 0, L_0x1954fd0;  1 drivers
v0x18f9f20_0 .net *"_s348", 0 0, L_0x19547d0;  1 drivers
v0x18fa000_0 .net *"_s351", 0 0, L_0x19549f0;  1 drivers
v0x18fa0e0_0 .net *"_s354", 0 0, L_0x1954c10;  1 drivers
v0x18fa1c0_0 .net *"_s357", 0 0, L_0x19558b0;  1 drivers
v0x18fa2a0_0 .net *"_s360", 0 0, L_0x19551f0;  1 drivers
v0x18fa380_0 .net *"_s363", 0 0, L_0x1955410;  1 drivers
v0x18fa460_0 .net *"_s366", 0 0, L_0x19544f0;  1 drivers
v0x18fa610_0 .net *"_s369", 0 0, L_0x1956320;  1 drivers
v0x18fa6b0_0 .net *"_s372", 0 0, L_0x1955a80;  1 drivers
v0x18fa790_0 .net *"_s375", 0 0, L_0x1955ca0;  1 drivers
v0x18fa870_0 .net *"_s378", 0 0, L_0x1955ec0;  1 drivers
v0x18fa950_0 .net *"_s381", 0 0, L_0x1956bf0;  1 drivers
v0x18faa30_0 .net *"_s384", 0 0, L_0x1956540;  1 drivers
v0x18fab10_0 .net *"_s387", 0 0, L_0x1956760;  1 drivers
v0x18fabf0_0 .net *"_s390", 0 0, L_0x1956980;  1 drivers
v0x18facd0_0 .net *"_s393", 0 0, L_0x1956ae0;  1 drivers
v0x18fadb0_0 .net *"_s396", 0 0, L_0x1956e10;  1 drivers
v0x18fae90_0 .net *"_s399", 0 0, L_0x1957030;  1 drivers
v0x18faf70_0 .net *"_s402", 0 0, L_0x1957250;  1 drivers
v0x18fb050_0 .net *"_s405", 0 0, L_0x19573b0;  1 drivers
v0x18fb130_0 .net *"_s408", 0 0, L_0x1957690;  1 drivers
v0x18fb210_0 .net *"_s411", 0 0, L_0x19578b0;  1 drivers
v0x18fb2f0_0 .net *"_s416", 0 0, L_0x19556f0;  1 drivers
v0x18fa540_0 .net *"_s418", 0 0, L_0x1957ad0;  1 drivers
v0x18fb5c0_0 .net *"_s420", 0 0, L_0x1957f30;  1 drivers
v0x18fb6a0_0 .net *"_s425", 0 0, L_0x19581a0;  1 drivers
v0x18fb780_0 .net *"_s427", 0 0, L_0x1958300;  1 drivers
v0x18fb860_0 .net *"_s436", 0 0, L_0x1958c20;  1 drivers
v0x18fb940_0 .net *"_s440", 0 0, L_0x1958fe0;  1 drivers
v0x18fba20_0 .net *"_s442", 0 0, L_0x195a4c0;  1 drivers
v0x18fbb00_0 .net *"_s446", 0 0, L_0x195aa80;  1 drivers
v0x18fbbe0_0 .net *"_s448", 0 0, L_0x195b760;  1 drivers
v0x18fbcc0_0 .net *"_s452", 0 0, L_0x195b8c0;  1 drivers
v0x18fbda0_0 .net "carryOut", 32 0, L_0x1957bc0;  1 drivers
v0x18fbe80_0 .net "carryout", 0 0, L_0x1958040;  alias, 1 drivers
v0x18fbf40_0 .net "command", 2 0, v0x18fca00_0;  1 drivers
v0x18fc020_0 .net "initialResult", 31 0, L_0x19529f0;  1 drivers
v0x18fc100_0 .net "isSLT", 0 0, L_0x1958e80;  1 drivers
v0x18fc1c0_0 .net "isSLTinv", 0 0, L_0x195a5b0;  1 drivers
v0x18fc280_0 .net "isSubtract", 0 0, L_0x1955630;  1 drivers
v0x18fc320_0 .net "operandA", 31 0, v0x18fcad0_0;  1 drivers
v0x18fc400_0 .net "operandB", 31 0, v0x18fcbd0_0;  1 drivers
v0x18fc4e0_0 .net "overflow", 0 0, L_0x1959a50;  alias, 1 drivers
v0x18fc580_0 .net "overflowInv", 0 0, L_0x1958d80;  1 drivers
v0x18fc620_0 .net "result", 31 0, L_0x1959d60;  alias, 1 drivers
v0x18fc6e0_0 .net "s2inv", 0 0, L_0x1959ca0;  1 drivers
v0x18fc780_0 .net "zero", 0 0, L_0x195abe0;  alias, 1 drivers
L_0x18ff6d0 .part v0x18fcad0_0, 0, 1;
L_0x18ff830 .part v0x18fcbd0_0, 0, 1;
L_0x18ff9e0 .part L_0x1957bc0, 0, 1;
L_0x18ffb10 .part v0x18fca00_0, 0, 1;
L_0x18ffbb0 .part v0x18fca00_0, 1, 1;
L_0x18ffc50 .part v0x18fca00_0, 2, 1;
L_0x19021a0 .part v0x18fcad0_0, 1, 1;
L_0x1902300 .part v0x18fcbd0_0, 1, 1;
L_0x19000b0 .part L_0x1957bc0, 1, 1;
L_0x1902540 .part v0x18fca00_0, 0, 1;
L_0x19025e0 .part v0x18fca00_0, 1, 1;
L_0x1902680 .part v0x18fca00_0, 2, 1;
L_0x1904c80 .part v0x18fcad0_0, 2, 1;
L_0x1904e70 .part v0x18fcbd0_0, 2, 1;
L_0x1905020 .part L_0x1957bc0, 2, 1;
L_0x1905150 .part v0x18fca00_0, 0, 1;
L_0x1905300 .part v0x18fca00_0, 1, 1;
L_0x19053a0 .part v0x18fca00_0, 2, 1;
L_0x19077a0 .part v0x18fcad0_0, 3, 1;
L_0x1907900 .part v0x18fcbd0_0, 3, 1;
L_0x1905440 .part L_0x1957bc0, 3, 1;
L_0x1907bf0 .part v0x18fca00_0, 0, 1;
L_0x1907ab0 .part v0x18fca00_0, 1, 1;
L_0x1907d50 .part v0x18fca00_0, 2, 1;
L_0x190a220 .part v0x18fcad0_0, 4, 1;
L_0x190a380 .part v0x18fcbd0_0, 4, 1;
L_0x1907df0 .part L_0x1957bc0, 4, 1;
L_0x190a610 .part v0x18fca00_0, 0, 1;
L_0x190a530 .part v0x18fca00_0, 1, 1;
L_0x190a7a0 .part v0x18fca00_0, 2, 1;
L_0x190cdb0 .part v0x18fcad0_0, 5, 1;
L_0x190cf10 .part v0x18fcbd0_0, 5, 1;
L_0x190d0c0 .part L_0x1957bc0, 5, 1;
L_0x190d160 .part v0x18fca00_0, 0, 1;
L_0x19051f0 .part v0x18fca00_0, 1, 1;
L_0x190d320 .part v0x18fca00_0, 2, 1;
L_0x190f800 .part v0x18fcad0_0, 6, 1;
L_0x190fa70 .part v0x18fcbd0_0, 6, 1;
L_0x190d3c0 .part L_0x1957bc0, 6, 1;
L_0x190fe70 .part v0x18fca00_0, 0, 1;
L_0x190fd30 .part v0x18fca00_0, 1, 1;
L_0x190fdd0 .part v0x18fca00_0, 2, 1;
L_0x1912380 .part v0x18fcad0_0, 7, 1;
L_0x19124e0 .part v0x18fcbd0_0, 7, 1;
L_0x190ff10 .part L_0x1957bc0, 7, 1;
L_0x190ffb0 .part v0x18fca00_0, 0, 1;
L_0x1912690 .part v0x18fca00_0, 1, 1;
L_0x1912730 .part v0x18fca00_0, 2, 1;
L_0x1914f20 .part v0x18fcad0_0, 8, 1;
L_0x1915080 .part v0x18fcbd0_0, 8, 1;
L_0x1912ca0 .part L_0x1957bc0, 8, 1;
L_0x19129a0 .part v0x18fca00_0, 0, 1;
L_0x19153e0 .part v0x18fca00_0, 1, 1;
L_0x1915480 .part v0x18fca00_0, 2, 1;
L_0x1917980 .part v0x18fcad0_0, 9, 1;
L_0x1917ae0 .part v0x18fcbd0_0, 9, 1;
L_0x1915520 .part L_0x1957bc0, 9, 1;
L_0x19155c0 .part v0x18fca00_0, 0, 1;
L_0x1917e70 .part v0x18fca00_0, 1, 1;
L_0x1917f10 .part v0x18fca00_0, 2, 1;
L_0x191a480 .part v0x18fcad0_0, 10, 1;
L_0x191a5e0 .part v0x18fcbd0_0, 10, 1;
L_0x1917fb0 .part L_0x1957bc0, 10, 1;
L_0x1918050 .part v0x18fca00_0, 0, 1;
L_0x19180f0 .part v0x18fca00_0, 1, 1;
L_0x191a790 .part v0x18fca00_0, 2, 1;
L_0x191d090 .part v0x18fcad0_0, 11, 1;
L_0x191d1f0 .part v0x18fcbd0_0, 11, 1;
L_0x191ada0 .part L_0x1957bc0, 11, 1;
L_0x191ae40 .part v0x18fca00_0, 0, 1;
L_0x191aee0 .part v0x18fca00_0, 1, 1;
L_0x191d5e0 .part v0x18fca00_0, 2, 1;
L_0x191fb20 .part v0x18fcad0_0, 12, 1;
L_0x191fc80 .part v0x18fcbd0_0, 12, 1;
L_0x191d990 .part L_0x1957bc0, 12, 1;
L_0x191d710 .part v0x18fca00_0, 0, 1;
L_0x191d7b0 .part v0x18fca00_0, 1, 1;
L_0x19200a0 .part v0x18fca00_0, 2, 1;
L_0x1922540 .part v0x18fcad0_0, 13, 1;
L_0x19226a0 .part v0x18fcbd0_0, 13, 1;
L_0x1920140 .part L_0x1957bc0, 13, 1;
L_0x19201e0 .part v0x18fca00_0, 0, 1;
L_0x1920280 .part v0x18fca00_0, 1, 1;
L_0x1920320 .part v0x18fca00_0, 2, 1;
L_0x1924f30 .part v0x18fcad0_0, 14, 1;
L_0x190f960 .part v0x18fcbd0_0, 14, 1;
L_0x1922dc0 .part L_0x1957bc0, 14, 1;
L_0x1922850 .part v0x18fca00_0, 0, 1;
L_0x19228f0 .part v0x18fca00_0, 1, 1;
L_0x1922990 .part v0x18fca00_0, 2, 1;
L_0x1927b60 .part v0x18fcad0_0, 15, 1;
L_0x1927cc0 .part v0x18fcbd0_0, 15, 1;
L_0x19255c0 .part L_0x1957bc0, 15, 1;
L_0x1912800 .part v0x18fca00_0, 0, 1;
L_0x1928170 .part v0x18fca00_0, 1, 1;
L_0x1928210 .part v0x18fca00_0, 2, 1;
L_0x192a680 .part v0x18fcad0_0, 16, 1;
L_0x192a7e0 .part v0x18fcbd0_0, 16, 1;
L_0x192a990 .part L_0x1957bc0, 16, 1;
L_0x192aac0 .part v0x18fca00_0, 0, 1;
L_0x19282b0 .part v0x18fca00_0, 1, 1;
L_0x1928350 .part v0x18fca00_0, 2, 1;
L_0x192d0c0 .part v0x18fcad0_0, 17, 1;
L_0x192d220 .part v0x18fcbd0_0, 17, 1;
L_0x192ab60 .part L_0x1957bc0, 17, 1;
L_0x192ac00 .part v0x18fca00_0, 0, 1;
L_0x192aca0 .part v0x18fca00_0, 1, 1;
L_0x192ad40 .part v0x18fca00_0, 2, 1;
L_0x192fb20 .part v0x18fcad0_0, 18, 1;
L_0x192fc80 .part v0x18fcbd0_0, 18, 1;
L_0x192d8f0 .part L_0x1957bc0, 18, 1;
L_0x192d460 .part v0x18fca00_0, 0, 1;
L_0x192d500 .part v0x18fca00_0, 1, 1;
L_0x192d5a0 .part v0x18fca00_0, 2, 1;
L_0x1932530 .part v0x18fcad0_0, 19, 1;
L_0x1932690 .part v0x18fcbd0_0, 19, 1;
L_0x192fe30 .part L_0x1957bc0, 19, 1;
L_0x192fed0 .part v0x18fca00_0, 0, 1;
L_0x192ff70 .part v0x18fca00_0, 1, 1;
L_0x1930010 .part v0x18fca00_0, 2, 1;
L_0x1935030 .part v0x18fcad0_0, 20, 1;
L_0x1935190 .part v0x18fcbd0_0, 20, 1;
L_0x1932840 .part L_0x1957bc0, 20, 1;
L_0x19328e0 .part v0x18fca00_0, 0, 1;
L_0x1932980 .part v0x18fca00_0, 1, 1;
L_0x1932a20 .part v0x18fca00_0, 2, 1;
L_0x1937eb0 .part v0x18fcad0_0, 21, 1;
L_0x1938010 .part v0x18fcbd0_0, 21, 1;
L_0x19381c0 .part L_0x1957bc0, 21, 1;
L_0x1938260 .part v0x18fca00_0, 0, 1;
L_0x191a990 .part v0x18fca00_0, 1, 1;
L_0x191aa30 .part v0x18fca00_0, 2, 1;
L_0x193a950 .part v0x18fcad0_0, 22, 1;
L_0x193aab0 .part v0x18fcbd0_0, 22, 1;
L_0x193ac60 .part L_0x1957bc0, 22, 1;
L_0x193ad90 .part v0x18fca00_0, 0, 1;
L_0x1938300 .part v0x18fca00_0, 1, 1;
L_0x19383a0 .part v0x18fca00_0, 2, 1;
L_0x193d400 .part v0x18fcad0_0, 23, 1;
L_0x193d560 .part v0x18fcbd0_0, 23, 1;
L_0x193ae30 .part L_0x1957bc0, 23, 1;
L_0x193aed0 .part v0x18fca00_0, 0, 1;
L_0x193af70 .part v0x18fca00_0, 1, 1;
L_0x193b010 .part v0x18fca00_0, 2, 1;
L_0x193fea0 .part v0x18fcad0_0, 24, 1;
L_0x1940000 .part v0x18fcbd0_0, 24, 1;
L_0x193dbf0 .part L_0x1957bc0, 24, 1;
L_0x193d7a0 .part v0x18fca00_0, 0, 1;
L_0x193d840 .part v0x18fca00_0, 1, 1;
L_0x193d8e0 .part v0x18fca00_0, 2, 1;
L_0x1942920 .part v0x18fcad0_0, 25, 1;
L_0x1942a80 .part v0x18fcbd0_0, 25, 1;
L_0x1942140 .part L_0x1957bc0, 25, 1;
L_0x19401b0 .part v0x18fca00_0, 0, 1;
L_0x1940250 .part v0x18fca00_0, 1, 1;
L_0x19402f0 .part v0x18fca00_0, 2, 1;
L_0x19452d0 .part v0x18fcad0_0, 26, 1;
L_0x1945430 .part v0x18fcbd0_0, 26, 1;
L_0x19455e0 .part L_0x1957bc0, 26, 1;
L_0x1945710 .part v0x18fca00_0, 0, 1;
L_0x1942c30 .part v0x18fca00_0, 1, 1;
L_0x1942cd0 .part v0x18fca00_0, 2, 1;
L_0x1947d00 .part v0x18fcad0_0, 27, 1;
L_0x1947e60 .part v0x18fcbd0_0, 27, 1;
L_0x19457b0 .part L_0x1957bc0, 27, 1;
L_0x1945850 .part v0x18fca00_0, 0, 1;
L_0x19458f0 .part v0x18fca00_0, 1, 1;
L_0x1945990 .part v0x18fca00_0, 2, 1;
L_0x194a710 .part v0x18fcad0_0, 28, 1;
L_0x194a870 .part v0x18fcbd0_0, 28, 1;
L_0x194aa20 .part L_0x1957bc0, 28, 1;
L_0x194ab50 .part v0x18fca00_0, 0, 1;
L_0x1948010 .part v0x18fca00_0, 1, 1;
L_0x19480b0 .part v0x18fca00_0, 2, 1;
L_0x194d150 .part v0x18fcad0_0, 29, 1;
L_0x194d2b0 .part v0x18fcbd0_0, 29, 1;
L_0x194abf0 .part L_0x1957bc0, 29, 1;
L_0x194ac90 .part v0x18fca00_0, 0, 1;
L_0x194ad30 .part v0x18fca00_0, 1, 1;
L_0x194add0 .part v0x18fca00_0, 2, 1;
L_0x194fb70 .part v0x18fcad0_0, 30, 1;
L_0x1925090 .part v0x18fcbd0_0, 30, 1;
L_0x19253b0 .part L_0x1957bc0, 30, 1;
L_0x19254e0 .part v0x18fca00_0, 0, 1;
L_0x194d460 .part v0x18fca00_0, 1, 1;
L_0x194d500 .part v0x18fca00_0, 2, 1;
LS_0x19529f0_0_0 .concat8 [ 1 1 1 1], L_0x18ff2e0, L_0x1901e50, L_0x1904890, L_0x19073b0;
LS_0x19529f0_0_4 .concat8 [ 1 1 1 1], L_0x1909e30, L_0x190c9c0, L_0x190f410, L_0x1911f90;
LS_0x19529f0_0_8 .concat8 [ 1 1 1 1], L_0x1914b30, L_0x1917590, L_0x191a090, L_0x191cca0;
LS_0x19529f0_0_12 .concat8 [ 1 1 1 1], L_0x191f730, L_0x1922150, L_0x1924b40, L_0x1927770;
LS_0x19529f0_0_16 .concat8 [ 1 1 1 1], L_0x192a290, L_0x192ccd0, L_0x192f730, L_0x1932140;
LS_0x19529f0_0_20 .concat8 [ 1 1 1 1], L_0x1934c40, L_0x1937ac0, L_0x193a560, L_0x193d010;
LS_0x19529f0_0_24 .concat8 [ 1 1 1 1], L_0x193fab0, L_0x1942530, L_0x1944ee0, L_0x1947910;
LS_0x19529f0_0_28 .concat8 [ 1 1 1 1], L_0x194a320, L_0x194cd60, L_0x194f780, L_0x1952600;
LS_0x19529f0_1_0 .concat8 [ 4 4 4 4], LS_0x19529f0_0_0, LS_0x19529f0_0_4, LS_0x19529f0_0_8, LS_0x19529f0_0_12;
LS_0x19529f0_1_4 .concat8 [ 4 4 4 4], LS_0x19529f0_0_16, LS_0x19529f0_0_20, LS_0x19529f0_0_24, LS_0x19529f0_0_28;
L_0x19529f0 .concat8 [ 16 16 0 0], LS_0x19529f0_1_0, LS_0x19529f0_1_4;
L_0x1953610 .part v0x18fcad0_0, 31, 1;
L_0x19504f0 .part v0x18fcbd0_0, 31, 1;
L_0x19506a0 .part L_0x1957bc0, 31, 1;
L_0x1925660 .part v0x18fca00_0, 0, 1;
L_0x1925700 .part v0x18fca00_0, 1, 1;
L_0x19257a0 .part v0x18fca00_0, 2, 1;
L_0x1950740 .part L_0x19529f0, 1, 1;
L_0x1950990 .part L_0x19529f0, 2, 1;
L_0x1953770 .part L_0x19529f0, 3, 1;
L_0x1953a60 .part L_0x19529f0, 4, 1;
L_0x19546e0 .part L_0x19529f0, 5, 1;
L_0x1954170 .part L_0x19529f0, 6, 1;
L_0x1954390 .part L_0x19529f0, 7, 1;
L_0x1954f30 .part L_0x19529f0, 8, 1;
L_0x1955090 .part L_0x19529f0, 9, 1;
L_0x1954890 .part L_0x19529f0, 10, 1;
L_0x1954ab0 .part L_0x19529f0, 11, 1;
L_0x1954cd0 .part L_0x19529f0, 12, 1;
L_0x1955920 .part L_0x19529f0, 13, 1;
L_0x19552b0 .part L_0x19529f0, 14, 1;
L_0x19554d0 .part L_0x19529f0, 15, 1;
L_0x1954e20 .part L_0x19529f0, 16, 1;
L_0x19563e0 .part L_0x19529f0, 17, 1;
L_0x1955b40 .part L_0x19529f0, 18, 1;
L_0x1955d60 .part L_0x19529f0, 19, 1;
L_0x1955f80 .part L_0x19529f0, 20, 1;
L_0x1956cb0 .part L_0x19529f0, 21, 1;
L_0x1956600 .part L_0x19529f0, 22, 1;
L_0x1956820 .part L_0x19529f0, 23, 1;
L_0x1956a40 .part L_0x19529f0, 24, 1;
L_0x1957530 .part L_0x19529f0, 25, 1;
L_0x1956ed0 .part L_0x19529f0, 26, 1;
L_0x19570f0 .part L_0x19529f0, 27, 1;
L_0x1957310 .part L_0x19529f0, 28, 1;
L_0x1957dd0 .part L_0x19529f0, 29, 1;
L_0x1957750 .part L_0x19529f0, 30, 1;
L_0x1957970 .part L_0x19529f0, 31, 1;
L_0x19556f0 .part v0x18fca00_0, 0, 1;
L_0x1957ad0 .part v0x18fca00_0, 0, 1;
LS_0x1957bc0_0_0 .concat8 [ 1 1 1 1], L_0x1957f30, L_0x18fdd70, L_0x1900aa0, L_0x1903440;
LS_0x1957bc0_0_4 .concat8 [ 1 1 1 1], L_0x1905fd0, L_0x1908a50, L_0x190b5e0, L_0x190e030;
LS_0x1957bc0_0_8 .concat8 [ 1 1 1 1], L_0x1910bb0, L_0x1913690, L_0x19161e0, L_0x1918c50;
LS_0x1957bc0_0_12 .concat8 [ 1 1 1 1], L_0x191b870, L_0x191e380, L_0x1920da0, L_0x19236f0;
LS_0x1957bc0_0_16 .concat8 [ 1 1 1 1], L_0x1926390, L_0x1928eb0, L_0x192b880, L_0x192e2e0;
LS_0x1957bc0_0_20 .concat8 [ 1 1 1 1], L_0x1930d60, L_0x19337a0, L_0x1936690, L_0x19390c0;
LS_0x1957bc0_0_24 .concat8 [ 1 1 1 1], L_0x193bb70, L_0x193e5e0, L_0x1941000, L_0x1943ab0;
LS_0x1957bc0_0_28 .concat8 [ 1 1 1 1], L_0x19464e0, L_0x1948ef0, L_0x194b930, L_0x194e350;
LS_0x1957bc0_0_32 .concat8 [ 1 0 0 0], L_0x19511b0;
LS_0x1957bc0_1_0 .concat8 [ 4 4 4 4], LS_0x1957bc0_0_0, LS_0x1957bc0_0_4, LS_0x1957bc0_0_8, LS_0x1957bc0_0_12;
LS_0x1957bc0_1_4 .concat8 [ 4 4 4 4], LS_0x1957bc0_0_16, LS_0x1957bc0_0_20, LS_0x1957bc0_0_24, LS_0x1957bc0_0_28;
LS_0x1957bc0_1_8 .concat8 [ 1 0 0 0], LS_0x1957bc0_0_32;
L_0x1957bc0 .concat8 [ 16 16 1 0], LS_0x1957bc0_1_0, LS_0x1957bc0_1_4, LS_0x1957bc0_1_8;
L_0x19581a0 .part L_0x1957bc0, 32, 1;
L_0x1958300 .part L_0x1957bc0, 32, 1;
L_0x1959c00 .part v0x18fcad0_0, 31, 1;
L_0x1958a40 .part v0x18fcbd0_0, 31, 1;
L_0x1958b30 .part L_0x19529f0, 31, 1;
L_0x1958c20 .part v0x18fca00_0, 2, 1;
L_0x1958fe0 .part v0x18fca00_0, 0, 1;
L_0x195a4c0 .part v0x18fca00_0, 1, 1;
L_0x195aa80 .part L_0x19529f0, 31, 1;
LS_0x1959d60_0_0 .concat8 [ 1 1 1 1], L_0x195b760, L_0x19522c0, L_0x1950880, L_0x1953700;
LS_0x1959d60_0_4 .concat8 [ 1 1 1 1], L_0x1953960, L_0x1953b50, L_0x19540b0, L_0x19542d0;
LS_0x1959d60_0_8 .concat8 [ 1 1 1 1], L_0x19538d0, L_0x1954fd0, L_0x19547d0, L_0x19549f0;
LS_0x1959d60_0_12 .concat8 [ 1 1 1 1], L_0x1954c10, L_0x19558b0, L_0x19551f0, L_0x1955410;
LS_0x1959d60_0_16 .concat8 [ 1 1 1 1], L_0x19544f0, L_0x1956320, L_0x1955a80, L_0x1955ca0;
LS_0x1959d60_0_20 .concat8 [ 1 1 1 1], L_0x1955ec0, L_0x1956bf0, L_0x1956540, L_0x1956760;
LS_0x1959d60_0_24 .concat8 [ 1 1 1 1], L_0x1956980, L_0x1956ae0, L_0x1956e10, L_0x1957030;
LS_0x1959d60_0_28 .concat8 [ 1 1 1 1], L_0x1957250, L_0x19573b0, L_0x1957690, L_0x19578b0;
LS_0x1959d60_1_0 .concat8 [ 4 4 4 4], LS_0x1959d60_0_0, LS_0x1959d60_0_4, LS_0x1959d60_0_8, LS_0x1959d60_0_12;
LS_0x1959d60_1_4 .concat8 [ 4 4 4 4], LS_0x1959d60_0_16, LS_0x1959d60_0_20, LS_0x1959d60_0_24, LS_0x1959d60_0_28;
L_0x1959d60 .concat8 [ 16 16 0 0], LS_0x1959d60_1_0, LS_0x1959d60_1_4;
L_0x195b8c0 .part L_0x19529f0, 0, 1;
S_0x17dc1c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x184b2e0 .param/l "i" 0 3 151, +C4<00>;
S_0x17d64a0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x17dc1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18fcf70/d .functor AND 1, L_0x18ff6d0, L_0x18ff830, C4<1>, C4<1>;
L_0x18fcf70 .delay 1 (5000,5000,5000) L_0x18fcf70/d;
L_0x18fd0d0/d .functor NAND 1, L_0x18ff6d0, L_0x18ff830, C4<1>, C4<1>;
L_0x18fd0d0 .delay 1 (5000,5000,5000) L_0x18fd0d0/d;
L_0x18fd230/d .functor OR 1, L_0x18ff6d0, L_0x18ff830, C4<0>, C4<0>;
L_0x18fd230 .delay 1 (5000,5000,5000) L_0x18fd230/d;
L_0x18fd420/d .functor NOR 1, L_0x18ff6d0, L_0x18ff830, C4<0>, C4<0>;
L_0x18fd420 .delay 1 (5000,5000,5000) L_0x18fd420/d;
L_0x18fd4e0/d .functor XOR 1, L_0x18ff6d0, L_0x18ff830, C4<0>, C4<0>;
L_0x18fd4e0 .delay 1 (5000,5000,5000) L_0x18fd4e0/d;
L_0x18fdf70/d .functor NOT 1, L_0x18ffb10, C4<0>, C4<0>, C4<0>;
L_0x18fdf70 .delay 1 (5000,5000,5000) L_0x18fdf70/d;
L_0x18fe110/d .functor NOT 1, L_0x18ffbb0, C4<0>, C4<0>, C4<0>;
L_0x18fe110 .delay 1 (5000,5000,5000) L_0x18fe110/d;
L_0x18fe1d0/d .functor NOT 1, L_0x18ffc50, C4<0>, C4<0>, C4<0>;
L_0x18fe1d0 .delay 1 (5000,5000,5000) L_0x18fe1d0/d;
L_0x18fe380/d .functor AND 1, L_0x18fd8b0, L_0x18fdf70, L_0x18fe110, L_0x18fe1d0;
L_0x18fe380 .delay 1 (5000,5000,5000) L_0x18fe380/d;
L_0x18fe530/d .functor AND 1, L_0x18fd8b0, L_0x18ffb10, L_0x18fe110, L_0x18fe1d0;
L_0x18fe530 .delay 1 (5000,5000,5000) L_0x18fe530/d;
L_0x18fe740/d .functor AND 1, L_0x18fd4e0, L_0x18fdf70, L_0x18ffbb0, L_0x18fe1d0;
L_0x18fe740 .delay 1 (5000,5000,5000) L_0x18fe740/d;
L_0x18fe920/d .functor AND 1, L_0x18fd8b0, L_0x18ffb10, L_0x18ffbb0, L_0x18fe1d0;
L_0x18fe920 .delay 1 (5000,5000,5000) L_0x18fe920/d;
L_0x18feaf0/d .functor AND 1, L_0x18fcf70, L_0x18fdf70, L_0x18fe110, L_0x18ffc50;
L_0x18feaf0 .delay 1 (5000,5000,5000) L_0x18feaf0/d;
L_0x18fed00/d .functor AND 1, L_0x18fd0d0, L_0x18ffb10, L_0x18fe110, L_0x18ffc50;
L_0x18fed00 .delay 1 (5000,5000,5000) L_0x18fed00/d;
L_0x18fea80/d .functor AND 1, L_0x18fd420, L_0x18fdf70, L_0x18ffbb0, L_0x18ffc50;
L_0x18fea80 .delay 1 (5000,5000,5000) L_0x18fea80/d;
L_0x18ff110/d .functor AND 1, L_0x18fd230, L_0x18ffb10, L_0x18ffbb0, L_0x18ffc50;
L_0x18ff110 .delay 1 (5000,5000,5000) L_0x18ff110/d;
L_0x18ff2e0/0/0 .functor OR 1, L_0x18fe380, L_0x18fe530, L_0x18fe740, L_0x18feaf0;
L_0x18ff2e0/0/4 .functor OR 1, L_0x18fed00, L_0x18fea80, L_0x18ff110, L_0x18fe920;
L_0x18ff2e0/d .functor OR 1, L_0x18ff2e0/0/0, L_0x18ff2e0/0/4, C4<0>, C4<0>;
L_0x18ff2e0 .delay 1 (5000,5000,5000) L_0x18ff2e0/d;
v0x18a24f0_0 .net "a", 0 0, L_0x18ff6d0;  1 drivers
v0x18a25b0_0 .net "addSub", 0 0, L_0x18fd8b0;  1 drivers
v0x18a2680_0 .net "andRes", 0 0, L_0x18fcf70;  1 drivers
v0x18a2750_0 .net "b", 0 0, L_0x18ff830;  1 drivers
v0x18a2820_0 .net "carryIn", 0 0, L_0x18ff9e0;  1 drivers
v0x18a28c0_0 .net "carryOut", 0 0, L_0x18fdd70;  1 drivers
v0x18a2990_0 .net "initialResult", 0 0, L_0x18ff2e0;  1 drivers
v0x18a2a30_0 .net "isAdd", 0 0, L_0x18fe380;  1 drivers
v0x18a2ad0_0 .net "isAnd", 0 0, L_0x18feaf0;  1 drivers
v0x18a2c00_0 .net "isNand", 0 0, L_0x18fed00;  1 drivers
v0x18a2ca0_0 .net "isNor", 0 0, L_0x18fea80;  1 drivers
v0x18a2d40_0 .net "isOr", 0 0, L_0x18ff110;  1 drivers
v0x18a2e00_0 .net "isSLT", 0 0, L_0x18fe920;  1 drivers
v0x18a2ec0_0 .net "isSub", 0 0, L_0x18fe530;  1 drivers
v0x18a2f80_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a3050_0 .net "isXor", 0 0, L_0x18fe740;  1 drivers
v0x18a30f0_0 .net "nandRes", 0 0, L_0x18fd0d0;  1 drivers
v0x18a32a0_0 .net "norRes", 0 0, L_0x18fd420;  1 drivers
v0x18a3340_0 .net "orRes", 0 0, L_0x18fd230;  1 drivers
v0x18a33e0_0 .net "s0", 0 0, L_0x18ffb10;  1 drivers
v0x18a3480_0 .net "s0inv", 0 0, L_0x18fdf70;  1 drivers
v0x18a3540_0 .net "s1", 0 0, L_0x18ffbb0;  1 drivers
v0x18a3600_0 .net "s1inv", 0 0, L_0x18fe110;  1 drivers
v0x18a36c0_0 .net "s2", 0 0, L_0x18ffc50;  1 drivers
v0x18a3780_0 .net "s2inv", 0 0, L_0x18fe1d0;  1 drivers
v0x18a3840_0 .net "xorRes", 0 0, L_0x18fd4e0;  1 drivers
S_0x17bee70 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x17d64a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18fd640/d .functor XOR 1, L_0x18ff830, L_0x1955630, C4<0>, C4<0>;
L_0x18fd640 .delay 1 (5000,5000,5000) L_0x18fd640/d;
L_0x18fd700/d .functor XOR 1, L_0x18ff6d0, L_0x18fd640, C4<0>, C4<0>;
L_0x18fd700 .delay 1 (5000,5000,5000) L_0x18fd700/d;
L_0x18fd8b0/d .functor XOR 1, L_0x18fd700, L_0x18ff9e0, C4<0>, C4<0>;
L_0x18fd8b0 .delay 1 (5000,5000,5000) L_0x18fd8b0/d;
L_0x18fdab0/d .functor AND 1, L_0x18ff6d0, L_0x18fd640, C4<1>, C4<1>;
L_0x18fdab0 .delay 1 (5000,5000,5000) L_0x18fdab0/d;
L_0x18fd2a0/d .functor AND 1, L_0x18fd700, L_0x18ff9e0, C4<1>, C4<1>;
L_0x18fd2a0 .delay 1 (5000,5000,5000) L_0x18fd2a0/d;
L_0x18fdd70/d .functor OR 1, L_0x18fdab0, L_0x18fd2a0, C4<0>, C4<0>;
L_0x18fdd70 .delay 1 (5000,5000,5000) L_0x18fdd70/d;
v0x17b9730_0 .net "AandB", 0 0, L_0x18fdab0;  1 drivers
v0x18a1c40_0 .net "BxorSub", 0 0, L_0x18fd640;  1 drivers
v0x18a1d00_0 .net "a", 0 0, L_0x18ff6d0;  alias, 1 drivers
v0x18a1dd0_0 .net "b", 0 0, L_0x18ff830;  alias, 1 drivers
v0x18a1e90_0 .net "carryin", 0 0, L_0x18ff9e0;  alias, 1 drivers
v0x18a1fa0_0 .net "carryout", 0 0, L_0x18fdd70;  alias, 1 drivers
v0x18a2060_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a2120_0 .net "res", 0 0, L_0x18fd8b0;  alias, 1 drivers
v0x18a21e0_0 .net "xAorB", 0 0, L_0x18fd700;  1 drivers
v0x18a2330_0 .net "xAorBandCin", 0 0, L_0x18fd2a0;  1 drivers
S_0x18a3a20 .scope generate, "genblk1[1]" "genblk1[1]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18a3be0 .param/l "i" 0 3 151, +C4<01>;
S_0x18a3ca0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18a3a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18ffd80/d .functor AND 1, L_0x19021a0, L_0x1902300, C4<1>, C4<1>;
L_0x18ffd80 .delay 1 (5000,5000,5000) L_0x18ffd80/d;
L_0x18ffe90/d .functor NAND 1, L_0x19021a0, L_0x1902300, C4<1>, C4<1>;
L_0x18ffe90 .delay 1 (5000,5000,5000) L_0x18ffe90/d;
L_0x18ffff0/d .functor OR 1, L_0x19021a0, L_0x1902300, C4<0>, C4<0>;
L_0x18ffff0 .delay 1 (5000,5000,5000) L_0x18ffff0/d;
L_0x1900180/d .functor NOR 1, L_0x19021a0, L_0x1902300, C4<0>, C4<0>;
L_0x1900180 .delay 1 (5000,5000,5000) L_0x1900180/d;
L_0x1900240/d .functor XOR 1, L_0x19021a0, L_0x1902300, C4<0>, C4<0>;
L_0x1900240 .delay 1 (5000,5000,5000) L_0x1900240/d;
L_0x1900ca0/d .functor NOT 1, L_0x1902540, C4<0>, C4<0>, C4<0>;
L_0x1900ca0 .delay 1 (5000,5000,5000) L_0x1900ca0/d;
L_0x1900e00/d .functor NOT 1, L_0x19025e0, C4<0>, C4<0>, C4<0>;
L_0x1900e00 .delay 1 (5000,5000,5000) L_0x1900e00/d;
L_0x1900ec0/d .functor NOT 1, L_0x1902680, C4<0>, C4<0>, C4<0>;
L_0x1900ec0 .delay 1 (5000,5000,5000) L_0x1900ec0/d;
L_0x1901070/d .functor AND 1, L_0x19005c0, L_0x1900ca0, L_0x1900e00, L_0x1900ec0;
L_0x1901070 .delay 1 (5000,5000,5000) L_0x1901070/d;
L_0x1901220/d .functor AND 1, L_0x19005c0, L_0x1902540, L_0x1900e00, L_0x1900ec0;
L_0x1901220 .delay 1 (5000,5000,5000) L_0x1901220/d;
L_0x19013d0/d .functor AND 1, L_0x1900240, L_0x1900ca0, L_0x19025e0, L_0x1900ec0;
L_0x19013d0 .delay 1 (5000,5000,5000) L_0x19013d0/d;
L_0x19015c0/d .functor AND 1, L_0x19005c0, L_0x1902540, L_0x19025e0, L_0x1900ec0;
L_0x19015c0 .delay 1 (5000,5000,5000) L_0x19015c0/d;
L_0x19016f0/d .functor AND 1, L_0x18ffd80, L_0x1900ca0, L_0x1900e00, L_0x1902680;
L_0x19016f0 .delay 1 (5000,5000,5000) L_0x19016f0/d;
L_0x1901950/d .functor AND 1, L_0x18ffe90, L_0x1902540, L_0x1900e00, L_0x1902680;
L_0x1901950 .delay 1 (5000,5000,5000) L_0x1901950/d;
L_0x1901680/d .functor AND 1, L_0x1900180, L_0x1900ca0, L_0x19025e0, L_0x1902680;
L_0x1901680 .delay 1 (5000,5000,5000) L_0x1901680/d;
L_0x1901cb0/d .functor AND 1, L_0x18ffff0, L_0x1902540, L_0x19025e0, L_0x1902680;
L_0x1901cb0 .delay 1 (5000,5000,5000) L_0x1901cb0/d;
L_0x1901e50/0/0 .functor OR 1, L_0x1901070, L_0x1901220, L_0x19013d0, L_0x19016f0;
L_0x1901e50/0/4 .functor OR 1, L_0x1901950, L_0x1901680, L_0x1901cb0, L_0x19015c0;
L_0x1901e50/d .functor OR 1, L_0x1901e50/0/0, L_0x1901e50/0/4, C4<0>, C4<0>;
L_0x1901e50 .delay 1 (5000,5000,5000) L_0x1901e50/d;
v0x18a4bf0_0 .net "a", 0 0, L_0x19021a0;  1 drivers
v0x18a4cb0_0 .net "addSub", 0 0, L_0x19005c0;  1 drivers
v0x18a4d50_0 .net "andRes", 0 0, L_0x18ffd80;  1 drivers
v0x18a4e20_0 .net "b", 0 0, L_0x1902300;  1 drivers
v0x18a4ef0_0 .net "carryIn", 0 0, L_0x19000b0;  1 drivers
v0x18a4f90_0 .net "carryOut", 0 0, L_0x1900aa0;  1 drivers
v0x18a5060_0 .net "initialResult", 0 0, L_0x1901e50;  1 drivers
v0x18a5100_0 .net "isAdd", 0 0, L_0x1901070;  1 drivers
v0x18a51a0_0 .net "isAnd", 0 0, L_0x19016f0;  1 drivers
v0x18a52d0_0 .net "isNand", 0 0, L_0x1901950;  1 drivers
v0x18a5370_0 .net "isNor", 0 0, L_0x1901680;  1 drivers
v0x18a5410_0 .net "isOr", 0 0, L_0x1901cb0;  1 drivers
v0x18a54d0_0 .net "isSLT", 0 0, L_0x19015c0;  1 drivers
v0x18a5590_0 .net "isSub", 0 0, L_0x1901220;  1 drivers
v0x18a5650_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a56f0_0 .net "isXor", 0 0, L_0x19013d0;  1 drivers
v0x18a57b0_0 .net "nandRes", 0 0, L_0x18ffe90;  1 drivers
v0x18a5960_0 .net "norRes", 0 0, L_0x1900180;  1 drivers
v0x18a5a00_0 .net "orRes", 0 0, L_0x18ffff0;  1 drivers
v0x18a5aa0_0 .net "s0", 0 0, L_0x1902540;  1 drivers
v0x18a5b40_0 .net "s0inv", 0 0, L_0x1900ca0;  1 drivers
v0x18a5c00_0 .net "s1", 0 0, L_0x19025e0;  1 drivers
v0x18a5cc0_0 .net "s1inv", 0 0, L_0x1900e00;  1 drivers
v0x18a5d80_0 .net "s2", 0 0, L_0x1902680;  1 drivers
v0x18a5e40_0 .net "s2inv", 0 0, L_0x1900ec0;  1 drivers
v0x18a5f00_0 .net "xorRes", 0 0, L_0x1900240;  1 drivers
S_0x18a3fa0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18a3ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19003a0/d .functor XOR 1, L_0x1902300, L_0x1955630, C4<0>, C4<0>;
L_0x19003a0 .delay 1 (5000,5000,5000) L_0x19003a0/d;
L_0x1900460/d .functor XOR 1, L_0x19021a0, L_0x19003a0, C4<0>, C4<0>;
L_0x1900460 .delay 1 (5000,5000,5000) L_0x1900460/d;
L_0x19005c0/d .functor XOR 1, L_0x1900460, L_0x19000b0, C4<0>, C4<0>;
L_0x19005c0 .delay 1 (5000,5000,5000) L_0x19005c0/d;
L_0x19007c0/d .functor AND 1, L_0x19021a0, L_0x19003a0, C4<1>, C4<1>;
L_0x19007c0 .delay 1 (5000,5000,5000) L_0x19007c0/d;
L_0x1900a30/d .functor AND 1, L_0x1900460, L_0x19000b0, C4<1>, C4<1>;
L_0x1900a30 .delay 1 (5000,5000,5000) L_0x1900a30/d;
L_0x1900aa0/d .functor OR 1, L_0x19007c0, L_0x1900a30, C4<0>, C4<0>;
L_0x1900aa0 .delay 1 (5000,5000,5000) L_0x1900aa0/d;
v0x18a4230_0 .net "AandB", 0 0, L_0x19007c0;  1 drivers
v0x18a4310_0 .net "BxorSub", 0 0, L_0x19003a0;  1 drivers
v0x18a43d0_0 .net "a", 0 0, L_0x19021a0;  alias, 1 drivers
v0x18a44a0_0 .net "b", 0 0, L_0x1902300;  alias, 1 drivers
v0x18a4560_0 .net "carryin", 0 0, L_0x19000b0;  alias, 1 drivers
v0x18a4670_0 .net "carryout", 0 0, L_0x1900aa0;  alias, 1 drivers
v0x18a4730_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a4820_0 .net "res", 0 0, L_0x19005c0;  alias, 1 drivers
v0x18a48e0_0 .net "xAorB", 0 0, L_0x1900460;  1 drivers
v0x18a4a30_0 .net "xAorBandCin", 0 0, L_0x1900a30;  1 drivers
S_0x18a60e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18a62d0 .param/l "i" 0 3 151, +C4<010>;
S_0x18a6370 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18a60e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1902720/d .functor AND 1, L_0x1904c80, L_0x1904e70, C4<1>, C4<1>;
L_0x1902720 .delay 1 (5000,5000,5000) L_0x1902720/d;
L_0x1902880/d .functor NAND 1, L_0x1904c80, L_0x1904e70, C4<1>, C4<1>;
L_0x1902880 .delay 1 (5000,5000,5000) L_0x1902880/d;
L_0x19029e0/d .functor OR 1, L_0x1904c80, L_0x1904e70, C4<0>, C4<0>;
L_0x19029e0 .delay 1 (5000,5000,5000) L_0x19029e0/d;
L_0x1902b70/d .functor NOR 1, L_0x1904c80, L_0x1904e70, C4<0>, C4<0>;
L_0x1902b70 .delay 1 (5000,5000,5000) L_0x1902b70/d;
L_0x1902c30/d .functor XOR 1, L_0x1904c80, L_0x1904e70, C4<0>, C4<0>;
L_0x1902c30 .delay 1 (5000,5000,5000) L_0x1902c30/d;
L_0x1903640/d .functor NOT 1, L_0x1905150, C4<0>, C4<0>, C4<0>;
L_0x1903640 .delay 1 (5000,5000,5000) L_0x1903640/d;
L_0x19037a0/d .functor NOT 1, L_0x1905300, C4<0>, C4<0>, C4<0>;
L_0x19037a0 .delay 1 (5000,5000,5000) L_0x19037a0/d;
L_0x1903860/d .functor NOT 1, L_0x19053a0, C4<0>, C4<0>, C4<0>;
L_0x1903860 .delay 1 (5000,5000,5000) L_0x1903860/d;
L_0x1903a10/d .functor AND 1, L_0x1902f60, L_0x1903640, L_0x19037a0, L_0x1903860;
L_0x1903a10 .delay 1 (5000,5000,5000) L_0x1903a10/d;
L_0x1903bc0/d .functor AND 1, L_0x1902f60, L_0x1905150, L_0x19037a0, L_0x1903860;
L_0x1903bc0 .delay 1 (5000,5000,5000) L_0x1903bc0/d;
L_0x1903dd0/d .functor AND 1, L_0x1902c30, L_0x1903640, L_0x1905300, L_0x1903860;
L_0x1903dd0 .delay 1 (5000,5000,5000) L_0x1903dd0/d;
L_0x1903fb0/d .functor AND 1, L_0x1902f60, L_0x1905150, L_0x1905300, L_0x1903860;
L_0x1903fb0 .delay 1 (5000,5000,5000) L_0x1903fb0/d;
L_0x1904180/d .functor AND 1, L_0x1902720, L_0x1903640, L_0x19037a0, L_0x19053a0;
L_0x1904180 .delay 1 (5000,5000,5000) L_0x1904180/d;
L_0x1904360/d .functor AND 1, L_0x1902880, L_0x1905150, L_0x19037a0, L_0x19053a0;
L_0x1904360 .delay 1 (5000,5000,5000) L_0x1904360/d;
L_0x1904110/d .functor AND 1, L_0x1902b70, L_0x1903640, L_0x1905300, L_0x19053a0;
L_0x1904110 .delay 1 (5000,5000,5000) L_0x1904110/d;
L_0x19046f0/d .functor AND 1, L_0x19029e0, L_0x1905150, L_0x1905300, L_0x19053a0;
L_0x19046f0 .delay 1 (5000,5000,5000) L_0x19046f0/d;
L_0x1904890/0/0 .functor OR 1, L_0x1903a10, L_0x1903bc0, L_0x1903dd0, L_0x1904180;
L_0x1904890/0/4 .functor OR 1, L_0x1904360, L_0x1904110, L_0x19046f0, L_0x1903fb0;
L_0x1904890/d .functor OR 1, L_0x1904890/0/0, L_0x1904890/0/4, C4<0>, C4<0>;
L_0x1904890 .delay 1 (5000,5000,5000) L_0x1904890/d;
v0x18a7300_0 .net "a", 0 0, L_0x1904c80;  1 drivers
v0x18a73c0_0 .net "addSub", 0 0, L_0x1902f60;  1 drivers
v0x18a7490_0 .net "andRes", 0 0, L_0x1902720;  1 drivers
v0x18a7560_0 .net "b", 0 0, L_0x1904e70;  1 drivers
v0x18a7630_0 .net "carryIn", 0 0, L_0x1905020;  1 drivers
v0x18a76d0_0 .net "carryOut", 0 0, L_0x1903440;  1 drivers
v0x18a77a0_0 .net "initialResult", 0 0, L_0x1904890;  1 drivers
v0x18a7840_0 .net "isAdd", 0 0, L_0x1903a10;  1 drivers
v0x18a78e0_0 .net "isAnd", 0 0, L_0x1904180;  1 drivers
v0x18a7a10_0 .net "isNand", 0 0, L_0x1904360;  1 drivers
v0x18a7ab0_0 .net "isNor", 0 0, L_0x1904110;  1 drivers
v0x18a7b50_0 .net "isOr", 0 0, L_0x19046f0;  1 drivers
v0x18a7c10_0 .net "isSLT", 0 0, L_0x1903fb0;  1 drivers
v0x18a7cd0_0 .net "isSub", 0 0, L_0x1903bc0;  1 drivers
v0x18a7d90_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a7e30_0 .net "isXor", 0 0, L_0x1903dd0;  1 drivers
v0x18a7ef0_0 .net "nandRes", 0 0, L_0x1902880;  1 drivers
v0x18a80a0_0 .net "norRes", 0 0, L_0x1902b70;  1 drivers
v0x18a8140_0 .net "orRes", 0 0, L_0x19029e0;  1 drivers
v0x18a81e0_0 .net "s0", 0 0, L_0x1905150;  1 drivers
v0x18a8280_0 .net "s0inv", 0 0, L_0x1903640;  1 drivers
v0x18a8340_0 .net "s1", 0 0, L_0x1905300;  1 drivers
v0x18a8400_0 .net "s1inv", 0 0, L_0x19037a0;  1 drivers
v0x18a84c0_0 .net "s2", 0 0, L_0x19053a0;  1 drivers
v0x18a8580_0 .net "s2inv", 0 0, L_0x1903860;  1 drivers
v0x18a8640_0 .net "xorRes", 0 0, L_0x1902c30;  1 drivers
S_0x18a6670 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18a6370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1902d90/d .functor XOR 1, L_0x1904e70, L_0x1955630, C4<0>, C4<0>;
L_0x1902d90 .delay 1 (5000,5000,5000) L_0x1902d90/d;
L_0x1902e00/d .functor XOR 1, L_0x1904c80, L_0x1902d90, C4<0>, C4<0>;
L_0x1902e00 .delay 1 (5000,5000,5000) L_0x1902e00/d;
L_0x1902f60/d .functor XOR 1, L_0x1902e00, L_0x1905020, C4<0>, C4<0>;
L_0x1902f60 .delay 1 (5000,5000,5000) L_0x1902f60/d;
L_0x1903160/d .functor AND 1, L_0x1904c80, L_0x1902d90, C4<1>, C4<1>;
L_0x1903160 .delay 1 (5000,5000,5000) L_0x1903160/d;
L_0x19033d0/d .functor AND 1, L_0x1902e00, L_0x1905020, C4<1>, C4<1>;
L_0x19033d0 .delay 1 (5000,5000,5000) L_0x19033d0/d;
L_0x1903440/d .functor OR 1, L_0x1903160, L_0x19033d0, C4<0>, C4<0>;
L_0x1903440 .delay 1 (5000,5000,5000) L_0x1903440/d;
v0x18a6900_0 .net "AandB", 0 0, L_0x1903160;  1 drivers
v0x18a69e0_0 .net "BxorSub", 0 0, L_0x1902d90;  1 drivers
v0x18a6aa0_0 .net "a", 0 0, L_0x1904c80;  alias, 1 drivers
v0x18a6b70_0 .net "b", 0 0, L_0x1904e70;  alias, 1 drivers
v0x18a6c30_0 .net "carryin", 0 0, L_0x1905020;  alias, 1 drivers
v0x18a6d40_0 .net "carryout", 0 0, L_0x1903440;  alias, 1 drivers
v0x18a6e00_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a6f30_0 .net "res", 0 0, L_0x1902f60;  alias, 1 drivers
v0x18a6ff0_0 .net "xAorB", 0 0, L_0x1902e00;  1 drivers
v0x18a7140_0 .net "xAorBandCin", 0 0, L_0x19033d0;  1 drivers
S_0x18a8820 .scope generate, "genblk1[3]" "genblk1[3]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18a47d0 .param/l "i" 0 3 151, +C4<011>;
S_0x18a8a50 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18a8820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1902240/d .functor AND 1, L_0x19077a0, L_0x1907900, C4<1>, C4<1>;
L_0x1902240 .delay 1 (5000,5000,5000) L_0x1902240/d;
L_0x1904550/d .functor NAND 1, L_0x19077a0, L_0x1907900, C4<1>, C4<1>;
L_0x1904550 .delay 1 (5000,5000,5000) L_0x1904550/d;
L_0x19054e0/d .functor OR 1, L_0x19077a0, L_0x1907900, C4<0>, C4<0>;
L_0x19054e0 .delay 1 (5000,5000,5000) L_0x19054e0/d;
L_0x19056d0/d .functor NOR 1, L_0x19077a0, L_0x1907900, C4<0>, C4<0>;
L_0x19056d0 .delay 1 (5000,5000,5000) L_0x19056d0/d;
L_0x1905790/d .functor XOR 1, L_0x19077a0, L_0x1907900, C4<0>, C4<0>;
L_0x1905790 .delay 1 (5000,5000,5000) L_0x1905790/d;
L_0x19061d0/d .functor NOT 1, L_0x1907bf0, C4<0>, C4<0>, C4<0>;
L_0x19061d0 .delay 1 (5000,5000,5000) L_0x19061d0/d;
L_0x18a9ff0/d .functor NOT 1, L_0x1907ab0, C4<0>, C4<0>, C4<0>;
L_0x18a9ff0 .delay 1 (5000,5000,5000) L_0x18a9ff0/d;
L_0x1906380/d .functor NOT 1, L_0x1907d50, C4<0>, C4<0>, C4<0>;
L_0x1906380 .delay 1 (5000,5000,5000) L_0x1906380/d;
L_0x1906530/d .functor AND 1, L_0x1905b10, L_0x19061d0, L_0x18a9ff0, L_0x1906380;
L_0x1906530 .delay 1 (5000,5000,5000) L_0x1906530/d;
L_0x19066e0/d .functor AND 1, L_0x1905b10, L_0x1907bf0, L_0x18a9ff0, L_0x1906380;
L_0x19066e0 .delay 1 (5000,5000,5000) L_0x19066e0/d;
L_0x19068f0/d .functor AND 1, L_0x1905790, L_0x19061d0, L_0x1907ab0, L_0x1906380;
L_0x19068f0 .delay 1 (5000,5000,5000) L_0x19068f0/d;
L_0x1906ad0/d .functor AND 1, L_0x1905b10, L_0x1907bf0, L_0x1907ab0, L_0x1906380;
L_0x1906ad0 .delay 1 (5000,5000,5000) L_0x1906ad0/d;
L_0x1906ca0/d .functor AND 1, L_0x1902240, L_0x19061d0, L_0x18a9ff0, L_0x1907d50;
L_0x1906ca0 .delay 1 (5000,5000,5000) L_0x1906ca0/d;
L_0x1906e80/d .functor AND 1, L_0x1904550, L_0x1907bf0, L_0x18a9ff0, L_0x1907d50;
L_0x1906e80 .delay 1 (5000,5000,5000) L_0x1906e80/d;
L_0x1906c30/d .functor AND 1, L_0x19056d0, L_0x19061d0, L_0x1907ab0, L_0x1907d50;
L_0x1906c30 .delay 1 (5000,5000,5000) L_0x1906c30/d;
L_0x1907210/d .functor AND 1, L_0x19054e0, L_0x1907bf0, L_0x1907ab0, L_0x1907d50;
L_0x1907210 .delay 1 (5000,5000,5000) L_0x1907210/d;
L_0x19073b0/0/0 .functor OR 1, L_0x1906530, L_0x19066e0, L_0x19068f0, L_0x1906ca0;
L_0x19073b0/0/4 .functor OR 1, L_0x1906e80, L_0x1906c30, L_0x1907210, L_0x1906ad0;
L_0x19073b0/d .functor OR 1, L_0x19073b0/0/0, L_0x19073b0/0/4, C4<0>, C4<0>;
L_0x19073b0 .delay 1 (5000,5000,5000) L_0x19073b0/d;
v0x18a9950_0 .net "a", 0 0, L_0x19077a0;  1 drivers
v0x18a9a10_0 .net "addSub", 0 0, L_0x1905b10;  1 drivers
v0x18a9ae0_0 .net "andRes", 0 0, L_0x1902240;  1 drivers
v0x18a9bb0_0 .net "b", 0 0, L_0x1907900;  1 drivers
v0x18a9c80_0 .net "carryIn", 0 0, L_0x1905440;  1 drivers
v0x18a9d20_0 .net "carryOut", 0 0, L_0x1905fd0;  1 drivers
v0x18a9df0_0 .net "initialResult", 0 0, L_0x19073b0;  1 drivers
v0x18a9e90_0 .net "isAdd", 0 0, L_0x1906530;  1 drivers
v0x18a9f30_0 .net "isAnd", 0 0, L_0x1906ca0;  1 drivers
v0x18aa060_0 .net "isNand", 0 0, L_0x1906e80;  1 drivers
v0x18aa100_0 .net "isNor", 0 0, L_0x1906c30;  1 drivers
v0x18aa1a0_0 .net "isOr", 0 0, L_0x1907210;  1 drivers
v0x18aa260_0 .net "isSLT", 0 0, L_0x1906ad0;  1 drivers
v0x18aa320_0 .net "isSub", 0 0, L_0x19066e0;  1 drivers
v0x18aa3e0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18aa480_0 .net "isXor", 0 0, L_0x19068f0;  1 drivers
v0x18aa540_0 .net "nandRes", 0 0, L_0x1904550;  1 drivers
v0x18aa6f0_0 .net "norRes", 0 0, L_0x19056d0;  1 drivers
v0x18aa790_0 .net "orRes", 0 0, L_0x19054e0;  1 drivers
v0x18aa830_0 .net "s0", 0 0, L_0x1907bf0;  1 drivers
v0x18aa8d0_0 .net "s0inv", 0 0, L_0x19061d0;  1 drivers
v0x18aa990_0 .net "s1", 0 0, L_0x1907ab0;  1 drivers
v0x18aaa50_0 .net "s1inv", 0 0, L_0x18a9ff0;  1 drivers
v0x18aab10_0 .net "s2", 0 0, L_0x1907d50;  1 drivers
v0x18aabd0_0 .net "s2inv", 0 0, L_0x1906380;  1 drivers
v0x18aac90_0 .net "xorRes", 0 0, L_0x1905790;  1 drivers
S_0x18a8d50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18a8a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19058f0/d .functor XOR 1, L_0x1907900, L_0x1955630, C4<0>, C4<0>;
L_0x19058f0 .delay 1 (5000,5000,5000) L_0x19058f0/d;
L_0x19059b0/d .functor XOR 1, L_0x19077a0, L_0x19058f0, C4<0>, C4<0>;
L_0x19059b0 .delay 1 (5000,5000,5000) L_0x19059b0/d;
L_0x1905b10/d .functor XOR 1, L_0x19059b0, L_0x1905440, C4<0>, C4<0>;
L_0x1905b10 .delay 1 (5000,5000,5000) L_0x1905b10/d;
L_0x1905d10/d .functor AND 1, L_0x19077a0, L_0x19058f0, C4<1>, C4<1>;
L_0x1905d10 .delay 1 (5000,5000,5000) L_0x1905d10/d;
L_0x1905550/d .functor AND 1, L_0x19059b0, L_0x1905440, C4<1>, C4<1>;
L_0x1905550 .delay 1 (5000,5000,5000) L_0x1905550/d;
L_0x1905fd0/d .functor OR 1, L_0x1905d10, L_0x1905550, C4<0>, C4<0>;
L_0x1905fd0 .delay 1 (5000,5000,5000) L_0x1905fd0/d;
v0x18a8fe0_0 .net "AandB", 0 0, L_0x1905d10;  1 drivers
v0x18a90c0_0 .net "BxorSub", 0 0, L_0x19058f0;  1 drivers
v0x18a9180_0 .net "a", 0 0, L_0x19077a0;  alias, 1 drivers
v0x18a9250_0 .net "b", 0 0, L_0x1907900;  alias, 1 drivers
v0x18a9310_0 .net "carryin", 0 0, L_0x1905440;  alias, 1 drivers
v0x18a9420_0 .net "carryout", 0 0, L_0x1905fd0;  alias, 1 drivers
v0x18a94e0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18a9580_0 .net "res", 0 0, L_0x1905b10;  alias, 1 drivers
v0x18a9640_0 .net "xAorB", 0 0, L_0x19059b0;  1 drivers
v0x18a9790_0 .net "xAorBandCin", 0 0, L_0x1905550;  1 drivers
S_0x18aae70 .scope generate, "genblk1[4]" "genblk1[4]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ab080 .param/l "i" 0 3 151, +C4<0100>;
S_0x18ab140 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18aae70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1907840/d .functor AND 1, L_0x190a220, L_0x190a380, C4<1>, C4<1>;
L_0x1907840 .delay 1 (5000,5000,5000) L_0x1907840/d;
L_0x1907070/d .functor NAND 1, L_0x190a220, L_0x190a380, C4<1>, C4<1>;
L_0x1907070 .delay 1 (5000,5000,5000) L_0x1907070/d;
L_0x1907f10/d .functor OR 1, L_0x190a220, L_0x190a380, C4<0>, C4<0>;
L_0x1907f10 .delay 1 (5000,5000,5000) L_0x1907f10/d;
L_0x1908100/d .functor NOR 1, L_0x190a220, L_0x190a380, C4<0>, C4<0>;
L_0x1908100 .delay 1 (5000,5000,5000) L_0x1908100/d;
L_0x19081c0/d .functor XOR 1, L_0x190a220, L_0x190a380, C4<0>, C4<0>;
L_0x19081c0 .delay 1 (5000,5000,5000) L_0x19081c0/d;
L_0x1908c50/d .functor NOT 1, L_0x190a610, C4<0>, C4<0>, C4<0>;
L_0x1908c50 .delay 1 (5000,5000,5000) L_0x1908c50/d;
L_0x18ac740/d .functor NOT 1, L_0x190a530, C4<0>, C4<0>, C4<0>;
L_0x18ac740 .delay 1 (5000,5000,5000) L_0x18ac740/d;
L_0x1908e00/d .functor NOT 1, L_0x190a7a0, C4<0>, C4<0>, C4<0>;
L_0x1908e00 .delay 1 (5000,5000,5000) L_0x1908e00/d;
L_0x1908fb0/d .functor AND 1, L_0x1908590, L_0x1908c50, L_0x18ac740, L_0x1908e00;
L_0x1908fb0 .delay 1 (5000,5000,5000) L_0x1908fb0/d;
L_0x1909160/d .functor AND 1, L_0x1908590, L_0x190a610, L_0x18ac740, L_0x1908e00;
L_0x1909160 .delay 1 (5000,5000,5000) L_0x1909160/d;
L_0x1909370/d .functor AND 1, L_0x19081c0, L_0x1908c50, L_0x190a530, L_0x1908e00;
L_0x1909370 .delay 1 (5000,5000,5000) L_0x1909370/d;
L_0x1909550/d .functor AND 1, L_0x1908590, L_0x190a610, L_0x190a530, L_0x1908e00;
L_0x1909550 .delay 1 (5000,5000,5000) L_0x1909550/d;
L_0x1909720/d .functor AND 1, L_0x1907840, L_0x1908c50, L_0x18ac740, L_0x190a7a0;
L_0x1909720 .delay 1 (5000,5000,5000) L_0x1909720/d;
L_0x1909900/d .functor AND 1, L_0x1907070, L_0x190a610, L_0x18ac740, L_0x190a7a0;
L_0x1909900 .delay 1 (5000,5000,5000) L_0x1909900/d;
L_0x19096b0/d .functor AND 1, L_0x1908100, L_0x1908c50, L_0x190a530, L_0x190a7a0;
L_0x19096b0 .delay 1 (5000,5000,5000) L_0x19096b0/d;
L_0x1909c90/d .functor AND 1, L_0x1907f10, L_0x190a610, L_0x190a530, L_0x190a7a0;
L_0x1909c90 .delay 1 (5000,5000,5000) L_0x1909c90/d;
L_0x1909e30/0/0 .functor OR 1, L_0x1908fb0, L_0x1909160, L_0x1909370, L_0x1909720;
L_0x1909e30/0/4 .functor OR 1, L_0x1909900, L_0x19096b0, L_0x1909c90, L_0x1909550;
L_0x1909e30/d .functor OR 1, L_0x1909e30/0/0, L_0x1909e30/0/4, C4<0>, C4<0>;
L_0x1909e30 .delay 1 (5000,5000,5000) L_0x1909e30/d;
v0x18ac0a0_0 .net "a", 0 0, L_0x190a220;  1 drivers
v0x18ac160_0 .net "addSub", 0 0, L_0x1908590;  1 drivers
v0x18ac230_0 .net "andRes", 0 0, L_0x1907840;  1 drivers
v0x18ac300_0 .net "b", 0 0, L_0x190a380;  1 drivers
v0x18ac3d0_0 .net "carryIn", 0 0, L_0x1907df0;  1 drivers
v0x18ac470_0 .net "carryOut", 0 0, L_0x1908a50;  1 drivers
v0x18ac540_0 .net "initialResult", 0 0, L_0x1909e30;  1 drivers
v0x18ac5e0_0 .net "isAdd", 0 0, L_0x1908fb0;  1 drivers
v0x18ac680_0 .net "isAnd", 0 0, L_0x1909720;  1 drivers
v0x18ac7b0_0 .net "isNand", 0 0, L_0x1909900;  1 drivers
v0x18ac850_0 .net "isNor", 0 0, L_0x19096b0;  1 drivers
v0x18ac8f0_0 .net "isOr", 0 0, L_0x1909c90;  1 drivers
v0x18ac9b0_0 .net "isSLT", 0 0, L_0x1909550;  1 drivers
v0x18aca70_0 .net "isSub", 0 0, L_0x1909160;  1 drivers
v0x18acb30_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18acbd0_0 .net "isXor", 0 0, L_0x1909370;  1 drivers
v0x18acc90_0 .net "nandRes", 0 0, L_0x1907070;  1 drivers
v0x18ace40_0 .net "norRes", 0 0, L_0x1908100;  1 drivers
v0x18acee0_0 .net "orRes", 0 0, L_0x1907f10;  1 drivers
v0x18acf80_0 .net "s0", 0 0, L_0x190a610;  1 drivers
v0x18ad020_0 .net "s0inv", 0 0, L_0x1908c50;  1 drivers
v0x18ad0e0_0 .net "s1", 0 0, L_0x190a530;  1 drivers
v0x18ad1a0_0 .net "s1inv", 0 0, L_0x18ac740;  1 drivers
v0x18ad260_0 .net "s2", 0 0, L_0x190a7a0;  1 drivers
v0x18ad320_0 .net "s2inv", 0 0, L_0x1908e00;  1 drivers
v0x18ad3e0_0 .net "xorRes", 0 0, L_0x19081c0;  1 drivers
S_0x18ab440 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18ab140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1908320/d .functor XOR 1, L_0x190a380, L_0x1955630, C4<0>, C4<0>;
L_0x1908320 .delay 1 (5000,5000,5000) L_0x1908320/d;
L_0x19083e0/d .functor XOR 1, L_0x190a220, L_0x1908320, C4<0>, C4<0>;
L_0x19083e0 .delay 1 (5000,5000,5000) L_0x19083e0/d;
L_0x1908590/d .functor XOR 1, L_0x19083e0, L_0x1907df0, C4<0>, C4<0>;
L_0x1908590 .delay 1 (5000,5000,5000) L_0x1908590/d;
L_0x1908790/d .functor AND 1, L_0x190a220, L_0x1908320, C4<1>, C4<1>;
L_0x1908790 .delay 1 (5000,5000,5000) L_0x1908790/d;
L_0x1907f80/d .functor AND 1, L_0x19083e0, L_0x1907df0, C4<1>, C4<1>;
L_0x1907f80 .delay 1 (5000,5000,5000) L_0x1907f80/d;
L_0x1908a50/d .functor OR 1, L_0x1908790, L_0x1907f80, C4<0>, C4<0>;
L_0x1908a50 .delay 1 (5000,5000,5000) L_0x1908a50/d;
v0x18ab6d0_0 .net "AandB", 0 0, L_0x1908790;  1 drivers
v0x18ab7b0_0 .net "BxorSub", 0 0, L_0x1908320;  1 drivers
v0x18ab870_0 .net "a", 0 0, L_0x190a220;  alias, 1 drivers
v0x18ab910_0 .net "b", 0 0, L_0x190a380;  alias, 1 drivers
v0x18ab9d0_0 .net "carryin", 0 0, L_0x1907df0;  alias, 1 drivers
v0x18abae0_0 .net "carryout", 0 0, L_0x1908a50;  alias, 1 drivers
v0x18abba0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18abd50_0 .net "res", 0 0, L_0x1908590;  alias, 1 drivers
v0x18abdf0_0 .net "xAorB", 0 0, L_0x19083e0;  1 drivers
v0x18abf20_0 .net "xAorBandCin", 0 0, L_0x1907f80;  1 drivers
S_0x18ad5c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ad780 .param/l "i" 0 3 151, +C4<0101>;
S_0x18ad840 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18ad5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x190a2c0/d .functor AND 1, L_0x190cdb0, L_0x190cf10, C4<1>, C4<1>;
L_0x190a2c0 .delay 1 (5000,5000,5000) L_0x190a2c0/d;
L_0x1909af0/d .functor NAND 1, L_0x190cdb0, L_0x190cf10, C4<1>, C4<1>;
L_0x1909af0 .delay 1 (5000,5000,5000) L_0x1909af0/d;
L_0x190aaa0/d .functor OR 1, L_0x190cdb0, L_0x190cf10, C4<0>, C4<0>;
L_0x190aaa0 .delay 1 (5000,5000,5000) L_0x190aaa0/d;
L_0x190ac90/d .functor NOR 1, L_0x190cdb0, L_0x190cf10, C4<0>, C4<0>;
L_0x190ac90 .delay 1 (5000,5000,5000) L_0x190ac90/d;
L_0x190ad50/d .functor XOR 1, L_0x190cdb0, L_0x190cf10, C4<0>, C4<0>;
L_0x190ad50 .delay 1 (5000,5000,5000) L_0x190ad50/d;
L_0x190b7e0/d .functor NOT 1, L_0x190d160, C4<0>, C4<0>, C4<0>;
L_0x190b7e0 .delay 1 (5000,5000,5000) L_0x190b7e0/d;
L_0x18aede0/d .functor NOT 1, L_0x19051f0, C4<0>, C4<0>, C4<0>;
L_0x18aede0 .delay 1 (5000,5000,5000) L_0x18aede0/d;
L_0x190b990/d .functor NOT 1, L_0x190d320, C4<0>, C4<0>, C4<0>;
L_0x190b990 .delay 1 (5000,5000,5000) L_0x190b990/d;
L_0x190bb40/d .functor AND 1, L_0x190b120, L_0x190b7e0, L_0x18aede0, L_0x190b990;
L_0x190bb40 .delay 1 (5000,5000,5000) L_0x190bb40/d;
L_0x190bcf0/d .functor AND 1, L_0x190b120, L_0x190d160, L_0x18aede0, L_0x190b990;
L_0x190bcf0 .delay 1 (5000,5000,5000) L_0x190bcf0/d;
L_0x190bf00/d .functor AND 1, L_0x190ad50, L_0x190b7e0, L_0x19051f0, L_0x190b990;
L_0x190bf00 .delay 1 (5000,5000,5000) L_0x190bf00/d;
L_0x190c0e0/d .functor AND 1, L_0x190b120, L_0x190d160, L_0x19051f0, L_0x190b990;
L_0x190c0e0 .delay 1 (5000,5000,5000) L_0x190c0e0/d;
L_0x190c2b0/d .functor AND 1, L_0x190a2c0, L_0x190b7e0, L_0x18aede0, L_0x190d320;
L_0x190c2b0 .delay 1 (5000,5000,5000) L_0x190c2b0/d;
L_0x190c490/d .functor AND 1, L_0x1909af0, L_0x190d160, L_0x18aede0, L_0x190d320;
L_0x190c490 .delay 1 (5000,5000,5000) L_0x190c490/d;
L_0x190c240/d .functor AND 1, L_0x190ac90, L_0x190b7e0, L_0x19051f0, L_0x190d320;
L_0x190c240 .delay 1 (5000,5000,5000) L_0x190c240/d;
L_0x190c820/d .functor AND 1, L_0x190aaa0, L_0x190d160, L_0x19051f0, L_0x190d320;
L_0x190c820 .delay 1 (5000,5000,5000) L_0x190c820/d;
L_0x190c9c0/0/0 .functor OR 1, L_0x190bb40, L_0x190bcf0, L_0x190bf00, L_0x190c2b0;
L_0x190c9c0/0/4 .functor OR 1, L_0x190c490, L_0x190c240, L_0x190c820, L_0x190c0e0;
L_0x190c9c0/d .functor OR 1, L_0x190c9c0/0/0, L_0x190c9c0/0/4, C4<0>, C4<0>;
L_0x190c9c0 .delay 1 (5000,5000,5000) L_0x190c9c0/d;
v0x18ae740_0 .net "a", 0 0, L_0x190cdb0;  1 drivers
v0x18ae800_0 .net "addSub", 0 0, L_0x190b120;  1 drivers
v0x18ae8d0_0 .net "andRes", 0 0, L_0x190a2c0;  1 drivers
v0x18ae9a0_0 .net "b", 0 0, L_0x190cf10;  1 drivers
v0x18aea70_0 .net "carryIn", 0 0, L_0x190d0c0;  1 drivers
v0x18aeb10_0 .net "carryOut", 0 0, L_0x190b5e0;  1 drivers
v0x18aebe0_0 .net "initialResult", 0 0, L_0x190c9c0;  1 drivers
v0x18aec80_0 .net "isAdd", 0 0, L_0x190bb40;  1 drivers
v0x18aed20_0 .net "isAnd", 0 0, L_0x190c2b0;  1 drivers
v0x18aee50_0 .net "isNand", 0 0, L_0x190c490;  1 drivers
v0x18aeef0_0 .net "isNor", 0 0, L_0x190c240;  1 drivers
v0x18aef90_0 .net "isOr", 0 0, L_0x190c820;  1 drivers
v0x18af050_0 .net "isSLT", 0 0, L_0x190c0e0;  1 drivers
v0x18af110_0 .net "isSub", 0 0, L_0x190bcf0;  1 drivers
v0x18af1d0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18af270_0 .net "isXor", 0 0, L_0x190bf00;  1 drivers
v0x18af330_0 .net "nandRes", 0 0, L_0x1909af0;  1 drivers
v0x18af4e0_0 .net "norRes", 0 0, L_0x190ac90;  1 drivers
v0x18af580_0 .net "orRes", 0 0, L_0x190aaa0;  1 drivers
v0x18af620_0 .net "s0", 0 0, L_0x190d160;  1 drivers
v0x18af6c0_0 .net "s0inv", 0 0, L_0x190b7e0;  1 drivers
v0x18af780_0 .net "s1", 0 0, L_0x19051f0;  1 drivers
v0x18af840_0 .net "s1inv", 0 0, L_0x18aede0;  1 drivers
v0x18af900_0 .net "s2", 0 0, L_0x190d320;  1 drivers
v0x18af9c0_0 .net "s2inv", 0 0, L_0x190b990;  1 drivers
v0x18afa80_0 .net "xorRes", 0 0, L_0x190ad50;  1 drivers
S_0x18adb40 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18ad840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x190aeb0/d .functor XOR 1, L_0x190cf10, L_0x1955630, C4<0>, C4<0>;
L_0x190aeb0 .delay 1 (5000,5000,5000) L_0x190aeb0/d;
L_0x190af70/d .functor XOR 1, L_0x190cdb0, L_0x190aeb0, C4<0>, C4<0>;
L_0x190af70 .delay 1 (5000,5000,5000) L_0x190af70/d;
L_0x190b120/d .functor XOR 1, L_0x190af70, L_0x190d0c0, C4<0>, C4<0>;
L_0x190b120 .delay 1 (5000,5000,5000) L_0x190b120/d;
L_0x190b320/d .functor AND 1, L_0x190cdb0, L_0x190aeb0, C4<1>, C4<1>;
L_0x190b320 .delay 1 (5000,5000,5000) L_0x190b320/d;
L_0x190ab10/d .functor AND 1, L_0x190af70, L_0x190d0c0, C4<1>, C4<1>;
L_0x190ab10 .delay 1 (5000,5000,5000) L_0x190ab10/d;
L_0x190b5e0/d .functor OR 1, L_0x190b320, L_0x190ab10, C4<0>, C4<0>;
L_0x190b5e0 .delay 1 (5000,5000,5000) L_0x190b5e0/d;
v0x18addd0_0 .net "AandB", 0 0, L_0x190b320;  1 drivers
v0x18adeb0_0 .net "BxorSub", 0 0, L_0x190aeb0;  1 drivers
v0x18adf70_0 .net "a", 0 0, L_0x190cdb0;  alias, 1 drivers
v0x18ae040_0 .net "b", 0 0, L_0x190cf10;  alias, 1 drivers
v0x18ae100_0 .net "carryin", 0 0, L_0x190d0c0;  alias, 1 drivers
v0x18ae210_0 .net "carryout", 0 0, L_0x190b5e0;  alias, 1 drivers
v0x18ae2d0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18ae370_0 .net "res", 0 0, L_0x190b120;  alias, 1 drivers
v0x18ae430_0 .net "xAorB", 0 0, L_0x190af70;  1 drivers
v0x18ae580_0 .net "xAorBandCin", 0 0, L_0x190ab10;  1 drivers
S_0x18afc60 .scope generate, "genblk1[6]" "genblk1[6]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18afe20 .param/l "i" 0 3 151, +C4<0110>;
S_0x18afee0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18afc60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x190ce50/d .functor AND 1, L_0x190f800, L_0x190fa70, C4<1>, C4<1>;
L_0x190ce50 .delay 1 (5000,5000,5000) L_0x190ce50/d;
L_0x190d2a0/d .functor NAND 1, L_0x190f800, L_0x190fa70, C4<1>, C4<1>;
L_0x190d2a0 .delay 1 (5000,5000,5000) L_0x190d2a0/d;
L_0x190d4f0/d .functor OR 1, L_0x190f800, L_0x190fa70, C4<0>, C4<0>;
L_0x190d4f0 .delay 1 (5000,5000,5000) L_0x190d4f0/d;
L_0x190d6e0/d .functor NOR 1, L_0x190f800, L_0x190fa70, C4<0>, C4<0>;
L_0x190d6e0 .delay 1 (5000,5000,5000) L_0x190d6e0/d;
L_0x190d7a0/d .functor XOR 1, L_0x190f800, L_0x190fa70, C4<0>, C4<0>;
L_0x190d7a0 .delay 1 (5000,5000,5000) L_0x190d7a0/d;
L_0x190e230/d .functor NOT 1, L_0x190fe70, C4<0>, C4<0>, C4<0>;
L_0x190e230 .delay 1 (5000,5000,5000) L_0x190e230/d;
L_0x18b1480/d .functor NOT 1, L_0x190fd30, C4<0>, C4<0>, C4<0>;
L_0x18b1480 .delay 1 (5000,5000,5000) L_0x18b1480/d;
L_0x190e3e0/d .functor NOT 1, L_0x190fdd0, C4<0>, C4<0>, C4<0>;
L_0x190e3e0 .delay 1 (5000,5000,5000) L_0x190e3e0/d;
L_0x190e590/d .functor AND 1, L_0x190db70, L_0x190e230, L_0x18b1480, L_0x190e3e0;
L_0x190e590 .delay 1 (5000,5000,5000) L_0x190e590/d;
L_0x190e740/d .functor AND 1, L_0x190db70, L_0x190fe70, L_0x18b1480, L_0x190e3e0;
L_0x190e740 .delay 1 (5000,5000,5000) L_0x190e740/d;
L_0x190e950/d .functor AND 1, L_0x190d7a0, L_0x190e230, L_0x190fd30, L_0x190e3e0;
L_0x190e950 .delay 1 (5000,5000,5000) L_0x190e950/d;
L_0x190eb30/d .functor AND 1, L_0x190db70, L_0x190fe70, L_0x190fd30, L_0x190e3e0;
L_0x190eb30 .delay 1 (5000,5000,5000) L_0x190eb30/d;
L_0x190ed00/d .functor AND 1, L_0x190ce50, L_0x190e230, L_0x18b1480, L_0x190fdd0;
L_0x190ed00 .delay 1 (5000,5000,5000) L_0x190ed00/d;
L_0x190eee0/d .functor AND 1, L_0x190d2a0, L_0x190fe70, L_0x18b1480, L_0x190fdd0;
L_0x190eee0 .delay 1 (5000,5000,5000) L_0x190eee0/d;
L_0x190ec90/d .functor AND 1, L_0x190d6e0, L_0x190e230, L_0x190fd30, L_0x190fdd0;
L_0x190ec90 .delay 1 (5000,5000,5000) L_0x190ec90/d;
L_0x190f270/d .functor AND 1, L_0x190d4f0, L_0x190fe70, L_0x190fd30, L_0x190fdd0;
L_0x190f270 .delay 1 (5000,5000,5000) L_0x190f270/d;
L_0x190f410/0/0 .functor OR 1, L_0x190e590, L_0x190e740, L_0x190e950, L_0x190ed00;
L_0x190f410/0/4 .functor OR 1, L_0x190eee0, L_0x190ec90, L_0x190f270, L_0x190eb30;
L_0x190f410/d .functor OR 1, L_0x190f410/0/0, L_0x190f410/0/4, C4<0>, C4<0>;
L_0x190f410 .delay 1 (5000,5000,5000) L_0x190f410/d;
v0x18b0de0_0 .net "a", 0 0, L_0x190f800;  1 drivers
v0x18b0ea0_0 .net "addSub", 0 0, L_0x190db70;  1 drivers
v0x18b0f70_0 .net "andRes", 0 0, L_0x190ce50;  1 drivers
v0x18b1040_0 .net "b", 0 0, L_0x190fa70;  1 drivers
v0x18b1110_0 .net "carryIn", 0 0, L_0x190d3c0;  1 drivers
v0x18b11b0_0 .net "carryOut", 0 0, L_0x190e030;  1 drivers
v0x18b1280_0 .net "initialResult", 0 0, L_0x190f410;  1 drivers
v0x18b1320_0 .net "isAdd", 0 0, L_0x190e590;  1 drivers
v0x18b13c0_0 .net "isAnd", 0 0, L_0x190ed00;  1 drivers
v0x18b14f0_0 .net "isNand", 0 0, L_0x190eee0;  1 drivers
v0x18b1590_0 .net "isNor", 0 0, L_0x190ec90;  1 drivers
v0x18b1630_0 .net "isOr", 0 0, L_0x190f270;  1 drivers
v0x18b16f0_0 .net "isSLT", 0 0, L_0x190eb30;  1 drivers
v0x18b17b0_0 .net "isSub", 0 0, L_0x190e740;  1 drivers
v0x18b1870_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b1910_0 .net "isXor", 0 0, L_0x190e950;  1 drivers
v0x18b19d0_0 .net "nandRes", 0 0, L_0x190d2a0;  1 drivers
v0x18b1b80_0 .net "norRes", 0 0, L_0x190d6e0;  1 drivers
v0x18b1c20_0 .net "orRes", 0 0, L_0x190d4f0;  1 drivers
v0x18b1cc0_0 .net "s0", 0 0, L_0x190fe70;  1 drivers
v0x18b1d60_0 .net "s0inv", 0 0, L_0x190e230;  1 drivers
v0x18b1e20_0 .net "s1", 0 0, L_0x190fd30;  1 drivers
v0x18b1ee0_0 .net "s1inv", 0 0, L_0x18b1480;  1 drivers
v0x18b1fa0_0 .net "s2", 0 0, L_0x190fdd0;  1 drivers
v0x18b2060_0 .net "s2inv", 0 0, L_0x190e3e0;  1 drivers
v0x18b2120_0 .net "xorRes", 0 0, L_0x190d7a0;  1 drivers
S_0x18b01e0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18afee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x190d900/d .functor XOR 1, L_0x190fa70, L_0x1955630, C4<0>, C4<0>;
L_0x190d900 .delay 1 (5000,5000,5000) L_0x190d900/d;
L_0x190d9c0/d .functor XOR 1, L_0x190f800, L_0x190d900, C4<0>, C4<0>;
L_0x190d9c0 .delay 1 (5000,5000,5000) L_0x190d9c0/d;
L_0x190db70/d .functor XOR 1, L_0x190d9c0, L_0x190d3c0, C4<0>, C4<0>;
L_0x190db70 .delay 1 (5000,5000,5000) L_0x190db70/d;
L_0x190dd70/d .functor AND 1, L_0x190f800, L_0x190d900, C4<1>, C4<1>;
L_0x190dd70 .delay 1 (5000,5000,5000) L_0x190dd70/d;
L_0x190d560/d .functor AND 1, L_0x190d9c0, L_0x190d3c0, C4<1>, C4<1>;
L_0x190d560 .delay 1 (5000,5000,5000) L_0x190d560/d;
L_0x190e030/d .functor OR 1, L_0x190dd70, L_0x190d560, C4<0>, C4<0>;
L_0x190e030 .delay 1 (5000,5000,5000) L_0x190e030/d;
v0x18b0470_0 .net "AandB", 0 0, L_0x190dd70;  1 drivers
v0x18b0550_0 .net "BxorSub", 0 0, L_0x190d900;  1 drivers
v0x18b0610_0 .net "a", 0 0, L_0x190f800;  alias, 1 drivers
v0x18b06e0_0 .net "b", 0 0, L_0x190fa70;  alias, 1 drivers
v0x18b07a0_0 .net "carryin", 0 0, L_0x190d3c0;  alias, 1 drivers
v0x18b08b0_0 .net "carryout", 0 0, L_0x190e030;  alias, 1 drivers
v0x18b0970_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b0a10_0 .net "res", 0 0, L_0x190db70;  alias, 1 drivers
v0x18b0ad0_0 .net "xAorB", 0 0, L_0x190d9c0;  1 drivers
v0x18b0c20_0 .net "xAorBandCin", 0 0, L_0x190d560;  1 drivers
S_0x18b2300 .scope generate, "genblk1[7]" "genblk1[7]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18b24c0 .param/l "i" 0 3 151, +C4<0111>;
S_0x18b2580 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18b2300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x190f8a0/d .functor AND 1, L_0x1912380, L_0x19124e0, C4<1>, C4<1>;
L_0x190f8a0 .delay 1 (5000,5000,5000) L_0x190f8a0/d;
L_0x1902af0/d .functor NAND 1, L_0x1912380, L_0x19124e0, C4<1>, C4<1>;
L_0x1902af0 .delay 1 (5000,5000,5000) L_0x1902af0/d;
L_0x1910070/d .functor OR 1, L_0x1912380, L_0x19124e0, C4<0>, C4<0>;
L_0x1910070 .delay 1 (5000,5000,5000) L_0x1910070/d;
L_0x1910260/d .functor NOR 1, L_0x1912380, L_0x19124e0, C4<0>, C4<0>;
L_0x1910260 .delay 1 (5000,5000,5000) L_0x1910260/d;
L_0x1910320/d .functor XOR 1, L_0x1912380, L_0x19124e0, C4<0>, C4<0>;
L_0x1910320 .delay 1 (5000,5000,5000) L_0x1910320/d;
L_0x1910db0/d .functor NOT 1, L_0x190ffb0, C4<0>, C4<0>, C4<0>;
L_0x1910db0 .delay 1 (5000,5000,5000) L_0x1910db0/d;
L_0x18b3b20/d .functor NOT 1, L_0x1912690, C4<0>, C4<0>, C4<0>;
L_0x18b3b20 .delay 1 (5000,5000,5000) L_0x18b3b20/d;
L_0x1910f60/d .functor NOT 1, L_0x1912730, C4<0>, C4<0>, C4<0>;
L_0x1910f60 .delay 1 (5000,5000,5000) L_0x1910f60/d;
L_0x1911110/d .functor AND 1, L_0x19106f0, L_0x1910db0, L_0x18b3b20, L_0x1910f60;
L_0x1911110 .delay 1 (5000,5000,5000) L_0x1911110/d;
L_0x19112c0/d .functor AND 1, L_0x19106f0, L_0x190ffb0, L_0x18b3b20, L_0x1910f60;
L_0x19112c0 .delay 1 (5000,5000,5000) L_0x19112c0/d;
L_0x19114d0/d .functor AND 1, L_0x1910320, L_0x1910db0, L_0x1912690, L_0x1910f60;
L_0x19114d0 .delay 1 (5000,5000,5000) L_0x19114d0/d;
L_0x19116b0/d .functor AND 1, L_0x19106f0, L_0x190ffb0, L_0x1912690, L_0x1910f60;
L_0x19116b0 .delay 1 (5000,5000,5000) L_0x19116b0/d;
L_0x1911880/d .functor AND 1, L_0x190f8a0, L_0x1910db0, L_0x18b3b20, L_0x1912730;
L_0x1911880 .delay 1 (5000,5000,5000) L_0x1911880/d;
L_0x1911a60/d .functor AND 1, L_0x1902af0, L_0x190ffb0, L_0x18b3b20, L_0x1912730;
L_0x1911a60 .delay 1 (5000,5000,5000) L_0x1911a60/d;
L_0x1911810/d .functor AND 1, L_0x1910260, L_0x1910db0, L_0x1912690, L_0x1912730;
L_0x1911810 .delay 1 (5000,5000,5000) L_0x1911810/d;
L_0x1911df0/d .functor AND 1, L_0x1910070, L_0x190ffb0, L_0x1912690, L_0x1912730;
L_0x1911df0 .delay 1 (5000,5000,5000) L_0x1911df0/d;
L_0x1911f90/0/0 .functor OR 1, L_0x1911110, L_0x19112c0, L_0x19114d0, L_0x1911880;
L_0x1911f90/0/4 .functor OR 1, L_0x1911a60, L_0x1911810, L_0x1911df0, L_0x19116b0;
L_0x1911f90/d .functor OR 1, L_0x1911f90/0/0, L_0x1911f90/0/4, C4<0>, C4<0>;
L_0x1911f90 .delay 1 (5000,5000,5000) L_0x1911f90/d;
v0x18b3480_0 .net "a", 0 0, L_0x1912380;  1 drivers
v0x18b3540_0 .net "addSub", 0 0, L_0x19106f0;  1 drivers
v0x18b3610_0 .net "andRes", 0 0, L_0x190f8a0;  1 drivers
v0x18b36e0_0 .net "b", 0 0, L_0x19124e0;  1 drivers
v0x18b37b0_0 .net "carryIn", 0 0, L_0x190ff10;  1 drivers
v0x18b3850_0 .net "carryOut", 0 0, L_0x1910bb0;  1 drivers
v0x18b3920_0 .net "initialResult", 0 0, L_0x1911f90;  1 drivers
v0x18b39c0_0 .net "isAdd", 0 0, L_0x1911110;  1 drivers
v0x18b3a60_0 .net "isAnd", 0 0, L_0x1911880;  1 drivers
v0x18b3b90_0 .net "isNand", 0 0, L_0x1911a60;  1 drivers
v0x18b3c30_0 .net "isNor", 0 0, L_0x1911810;  1 drivers
v0x18b3cd0_0 .net "isOr", 0 0, L_0x1911df0;  1 drivers
v0x18b3d90_0 .net "isSLT", 0 0, L_0x19116b0;  1 drivers
v0x18b3e50_0 .net "isSub", 0 0, L_0x19112c0;  1 drivers
v0x18b3f10_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b3fb0_0 .net "isXor", 0 0, L_0x19114d0;  1 drivers
v0x18b4070_0 .net "nandRes", 0 0, L_0x1902af0;  1 drivers
v0x18b4220_0 .net "norRes", 0 0, L_0x1910260;  1 drivers
v0x18b42c0_0 .net "orRes", 0 0, L_0x1910070;  1 drivers
v0x18b4360_0 .net "s0", 0 0, L_0x190ffb0;  1 drivers
v0x18b4400_0 .net "s0inv", 0 0, L_0x1910db0;  1 drivers
v0x18b44c0_0 .net "s1", 0 0, L_0x1912690;  1 drivers
v0x18b4580_0 .net "s1inv", 0 0, L_0x18b3b20;  1 drivers
v0x18b4640_0 .net "s2", 0 0, L_0x1912730;  1 drivers
v0x18b4700_0 .net "s2inv", 0 0, L_0x1910f60;  1 drivers
v0x18b47c0_0 .net "xorRes", 0 0, L_0x1910320;  1 drivers
S_0x18b2880 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18b2580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1910480/d .functor XOR 1, L_0x19124e0, L_0x1955630, C4<0>, C4<0>;
L_0x1910480 .delay 1 (5000,5000,5000) L_0x1910480/d;
L_0x1910540/d .functor XOR 1, L_0x1912380, L_0x1910480, C4<0>, C4<0>;
L_0x1910540 .delay 1 (5000,5000,5000) L_0x1910540/d;
L_0x19106f0/d .functor XOR 1, L_0x1910540, L_0x190ff10, C4<0>, C4<0>;
L_0x19106f0 .delay 1 (5000,5000,5000) L_0x19106f0/d;
L_0x19108f0/d .functor AND 1, L_0x1912380, L_0x1910480, C4<1>, C4<1>;
L_0x19108f0 .delay 1 (5000,5000,5000) L_0x19108f0/d;
L_0x19100e0/d .functor AND 1, L_0x1910540, L_0x190ff10, C4<1>, C4<1>;
L_0x19100e0 .delay 1 (5000,5000,5000) L_0x19100e0/d;
L_0x1910bb0/d .functor OR 1, L_0x19108f0, L_0x19100e0, C4<0>, C4<0>;
L_0x1910bb0 .delay 1 (5000,5000,5000) L_0x1910bb0/d;
v0x18b2b10_0 .net "AandB", 0 0, L_0x19108f0;  1 drivers
v0x18b2bf0_0 .net "BxorSub", 0 0, L_0x1910480;  1 drivers
v0x18b2cb0_0 .net "a", 0 0, L_0x1912380;  alias, 1 drivers
v0x18b2d80_0 .net "b", 0 0, L_0x19124e0;  alias, 1 drivers
v0x18b2e40_0 .net "carryin", 0 0, L_0x190ff10;  alias, 1 drivers
v0x18b2f50_0 .net "carryout", 0 0, L_0x1910bb0;  alias, 1 drivers
v0x18b3010_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b30b0_0 .net "res", 0 0, L_0x19106f0;  alias, 1 drivers
v0x18b3170_0 .net "xAorB", 0 0, L_0x1910540;  1 drivers
v0x18b32c0_0 .net "xAorBandCin", 0 0, L_0x19100e0;  1 drivers
S_0x18b49a0 .scope generate, "genblk1[8]" "genblk1[8]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ab030 .param/l "i" 0 3 151, +C4<01000>;
S_0x18b4c60 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18b49a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1912420/d .functor AND 1, L_0x1914f20, L_0x1915080, C4<1>, C4<1>;
L_0x1912420 .delay 1 (5000,5000,5000) L_0x1912420/d;
L_0x1912af0/d .functor NAND 1, L_0x1914f20, L_0x1915080, C4<1>, C4<1>;
L_0x1912af0 .delay 1 (5000,5000,5000) L_0x1912af0/d;
L_0x1911c50/d .functor OR 1, L_0x1914f20, L_0x1915080, C4<0>, C4<0>;
L_0x1911c50 .delay 1 (5000,5000,5000) L_0x1911c50/d;
L_0x1912d70/d .functor NOR 1, L_0x1914f20, L_0x1915080, C4<0>, C4<0>;
L_0x1912d70 .delay 1 (5000,5000,5000) L_0x1912d70/d;
L_0x1912e30/d .functor XOR 1, L_0x1914f20, L_0x1915080, C4<0>, C4<0>;
L_0x1912e30 .delay 1 (5000,5000,5000) L_0x1912e30/d;
L_0x1913890/d .functor NOT 1, L_0x19129a0, C4<0>, C4<0>, C4<0>;
L_0x1913890 .delay 1 (5000,5000,5000) L_0x1913890/d;
L_0x19139f0/d .functor NOT 1, L_0x19153e0, C4<0>, C4<0>, C4<0>;
L_0x19139f0 .delay 1 (5000,5000,5000) L_0x19139f0/d;
L_0x1913ab0/d .functor NOT 1, L_0x1915480, C4<0>, C4<0>, C4<0>;
L_0x1913ab0 .delay 1 (5000,5000,5000) L_0x1913ab0/d;
L_0x1913c60/d .functor AND 1, L_0x19131b0, L_0x1913890, L_0x19139f0, L_0x1913ab0;
L_0x1913c60 .delay 1 (5000,5000,5000) L_0x1913c60/d;
L_0x1913e10/d .functor AND 1, L_0x19131b0, L_0x19129a0, L_0x19139f0, L_0x1913ab0;
L_0x1913e10 .delay 1 (5000,5000,5000) L_0x1913e10/d;
L_0x1914020/d .functor AND 1, L_0x1912e30, L_0x1913890, L_0x19153e0, L_0x1913ab0;
L_0x1914020 .delay 1 (5000,5000,5000) L_0x1914020/d;
L_0x1914200/d .functor AND 1, L_0x19131b0, L_0x19129a0, L_0x19153e0, L_0x1913ab0;
L_0x1914200 .delay 1 (5000,5000,5000) L_0x1914200/d;
L_0x19143d0/d .functor AND 1, L_0x1912420, L_0x1913890, L_0x19139f0, L_0x1915480;
L_0x19143d0 .delay 1 (5000,5000,5000) L_0x19143d0/d;
L_0x19145b0/d .functor AND 1, L_0x1912af0, L_0x19129a0, L_0x19139f0, L_0x1915480;
L_0x19145b0 .delay 1 (5000,5000,5000) L_0x19145b0/d;
L_0x1914360/d .functor AND 1, L_0x1912d70, L_0x1913890, L_0x19153e0, L_0x1915480;
L_0x1914360 .delay 1 (5000,5000,5000) L_0x1914360/d;
L_0x1914990/d .functor AND 1, L_0x1911c50, L_0x19129a0, L_0x19153e0, L_0x1915480;
L_0x1914990 .delay 1 (5000,5000,5000) L_0x1914990/d;
L_0x1914b30/0/0 .functor OR 1, L_0x1913c60, L_0x1913e10, L_0x1914020, L_0x19143d0;
L_0x1914b30/0/4 .functor OR 1, L_0x19145b0, L_0x1914360, L_0x1914990, L_0x1914200;
L_0x1914b30/d .functor OR 1, L_0x1914b30/0/0, L_0x1914b30/0/4, C4<0>, C4<0>;
L_0x1914b30 .delay 1 (5000,5000,5000) L_0x1914b30/d;
v0x18b5c70_0 .net "a", 0 0, L_0x1914f20;  1 drivers
v0x18b5d30_0 .net "addSub", 0 0, L_0x19131b0;  1 drivers
v0x18b5e00_0 .net "andRes", 0 0, L_0x1912420;  1 drivers
v0x18b5ed0_0 .net "b", 0 0, L_0x1915080;  1 drivers
v0x18b5fa0_0 .net "carryIn", 0 0, L_0x1912ca0;  1 drivers
v0x18b6040_0 .net "carryOut", 0 0, L_0x1913690;  1 drivers
v0x18b6110_0 .net "initialResult", 0 0, L_0x1914b30;  1 drivers
v0x18b61b0_0 .net "isAdd", 0 0, L_0x1913c60;  1 drivers
v0x18b6250_0 .net "isAnd", 0 0, L_0x19143d0;  1 drivers
v0x18b6380_0 .net "isNand", 0 0, L_0x19145b0;  1 drivers
v0x18b6420_0 .net "isNor", 0 0, L_0x1914360;  1 drivers
v0x18b64c0_0 .net "isOr", 0 0, L_0x1914990;  1 drivers
v0x18b6580_0 .net "isSLT", 0 0, L_0x1914200;  1 drivers
v0x18b6640_0 .net "isSub", 0 0, L_0x1913e10;  1 drivers
v0x18b6700_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b67a0_0 .net "isXor", 0 0, L_0x1914020;  1 drivers
v0x18b6860_0 .net "nandRes", 0 0, L_0x1912af0;  1 drivers
v0x18b6a10_0 .net "norRes", 0 0, L_0x1912d70;  1 drivers
v0x18b6ab0_0 .net "orRes", 0 0, L_0x1911c50;  1 drivers
v0x18b6b50_0 .net "s0", 0 0, L_0x19129a0;  1 drivers
v0x18b6bf0_0 .net "s0inv", 0 0, L_0x1913890;  1 drivers
v0x18b6cb0_0 .net "s1", 0 0, L_0x19153e0;  1 drivers
v0x18b6d70_0 .net "s1inv", 0 0, L_0x19139f0;  1 drivers
v0x18b6e30_0 .net "s2", 0 0, L_0x1915480;  1 drivers
v0x18b6ef0_0 .net "s2inv", 0 0, L_0x1913ab0;  1 drivers
v0x18b6fb0_0 .net "xorRes", 0 0, L_0x1912e30;  1 drivers
S_0x18b4f60 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18b4c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1912f90/d .functor XOR 1, L_0x1915080, L_0x1955630, C4<0>, C4<0>;
L_0x1912f90 .delay 1 (5000,5000,5000) L_0x1912f90/d;
L_0x1913000/d .functor XOR 1, L_0x1914f20, L_0x1912f90, C4<0>, C4<0>;
L_0x1913000 .delay 1 (5000,5000,5000) L_0x1913000/d;
L_0x19131b0/d .functor XOR 1, L_0x1913000, L_0x1912ca0, C4<0>, C4<0>;
L_0x19131b0 .delay 1 (5000,5000,5000) L_0x19131b0/d;
L_0x19133b0/d .functor AND 1, L_0x1914f20, L_0x1912f90, C4<1>, C4<1>;
L_0x19133b0 .delay 1 (5000,5000,5000) L_0x19133b0/d;
L_0x1913620/d .functor AND 1, L_0x1913000, L_0x1912ca0, C4<1>, C4<1>;
L_0x1913620 .delay 1 (5000,5000,5000) L_0x1913620/d;
L_0x1913690/d .functor OR 1, L_0x19133b0, L_0x1913620, C4<0>, C4<0>;
L_0x1913690 .delay 1 (5000,5000,5000) L_0x1913690/d;
v0x18b51f0_0 .net "AandB", 0 0, L_0x19133b0;  1 drivers
v0x18b52d0_0 .net "BxorSub", 0 0, L_0x1912f90;  1 drivers
v0x18b5390_0 .net "a", 0 0, L_0x1914f20;  alias, 1 drivers
v0x18b5460_0 .net "b", 0 0, L_0x1915080;  alias, 1 drivers
v0x18b5520_0 .net "carryin", 0 0, L_0x1912ca0;  alias, 1 drivers
v0x18b5630_0 .net "carryout", 0 0, L_0x1913690;  alias, 1 drivers
v0x18b56f0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18abc40_0 .net "res", 0 0, L_0x19131b0;  alias, 1 drivers
v0x18b59a0_0 .net "xAorB", 0 0, L_0x1913000;  1 drivers
v0x18b5ad0_0 .net "xAorBandCin", 0 0, L_0x1913620;  1 drivers
S_0x18b7190 .scope generate, "genblk1[9]" "genblk1[9]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18b7350 .param/l "i" 0 3 151, +C4<01001>;
S_0x18b7410 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18b7190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1914fc0/d .functor AND 1, L_0x1917980, L_0x1917ae0, C4<1>, C4<1>;
L_0x1914fc0 .delay 1 (5000,5000,5000) L_0x1914fc0/d;
L_0x1915280/d .functor NAND 1, L_0x1917980, L_0x1917ae0, C4<1>, C4<1>;
L_0x1915280 .delay 1 (5000,5000,5000) L_0x1915280/d;
L_0x19156e0/d .functor OR 1, L_0x1917980, L_0x1917ae0, C4<0>, C4<0>;
L_0x19156e0 .delay 1 (5000,5000,5000) L_0x19156e0/d;
L_0x1915870/d .functor NOR 1, L_0x1917980, L_0x1917ae0, C4<0>, C4<0>;
L_0x1915870 .delay 1 (5000,5000,5000) L_0x1915870/d;
L_0x19159d0/d .functor XOR 1, L_0x1917980, L_0x1917ae0, C4<0>, C4<0>;
L_0x19159d0 .delay 1 (5000,5000,5000) L_0x19159d0/d;
L_0x19163e0/d .functor NOT 1, L_0x19155c0, C4<0>, C4<0>, C4<0>;
L_0x19163e0 .delay 1 (5000,5000,5000) L_0x19163e0/d;
L_0x1916540/d .functor NOT 1, L_0x1917e70, C4<0>, C4<0>, C4<0>;
L_0x1916540 .delay 1 (5000,5000,5000) L_0x1916540/d;
L_0x1916600/d .functor NOT 1, L_0x1917f10, C4<0>, C4<0>, C4<0>;
L_0x1916600 .delay 1 (5000,5000,5000) L_0x1916600/d;
L_0x19167b0/d .functor AND 1, L_0x1915d00, L_0x19163e0, L_0x1916540, L_0x1916600;
L_0x19167b0 .delay 1 (5000,5000,5000) L_0x19167b0/d;
L_0x1916960/d .functor AND 1, L_0x1915d00, L_0x19155c0, L_0x1916540, L_0x1916600;
L_0x1916960 .delay 1 (5000,5000,5000) L_0x1916960/d;
L_0x1916b10/d .functor AND 1, L_0x19159d0, L_0x19163e0, L_0x1917e70, L_0x1916600;
L_0x1916b10 .delay 1 (5000,5000,5000) L_0x1916b10/d;
L_0x1916d00/d .functor AND 1, L_0x1915d00, L_0x19155c0, L_0x1917e70, L_0x1916600;
L_0x1916d00 .delay 1 (5000,5000,5000) L_0x1916d00/d;
L_0x1916e30/d .functor AND 1, L_0x1914fc0, L_0x19163e0, L_0x1916540, L_0x1917f10;
L_0x1916e30 .delay 1 (5000,5000,5000) L_0x1916e30/d;
L_0x1917090/d .functor AND 1, L_0x1915280, L_0x19155c0, L_0x1916540, L_0x1917f10;
L_0x1917090 .delay 1 (5000,5000,5000) L_0x1917090/d;
L_0x1916dc0/d .functor AND 1, L_0x1915870, L_0x19163e0, L_0x1917e70, L_0x1917f10;
L_0x1916dc0 .delay 1 (5000,5000,5000) L_0x1916dc0/d;
L_0x19173f0/d .functor AND 1, L_0x19156e0, L_0x19155c0, L_0x1917e70, L_0x1917f10;
L_0x19173f0 .delay 1 (5000,5000,5000) L_0x19173f0/d;
L_0x1917590/0/0 .functor OR 1, L_0x19167b0, L_0x1916960, L_0x1916b10, L_0x1916e30;
L_0x1917590/0/4 .functor OR 1, L_0x1917090, L_0x1916dc0, L_0x19173f0, L_0x1916d00;
L_0x1917590/d .functor OR 1, L_0x1917590/0/0, L_0x1917590/0/4, C4<0>, C4<0>;
L_0x1917590 .delay 1 (5000,5000,5000) L_0x1917590/d;
v0x18b8310_0 .net "a", 0 0, L_0x1917980;  1 drivers
v0x18b83d0_0 .net "addSub", 0 0, L_0x1915d00;  1 drivers
v0x18b84a0_0 .net "andRes", 0 0, L_0x1914fc0;  1 drivers
v0x18b8570_0 .net "b", 0 0, L_0x1917ae0;  1 drivers
v0x18b8640_0 .net "carryIn", 0 0, L_0x1915520;  1 drivers
v0x18b86e0_0 .net "carryOut", 0 0, L_0x19161e0;  1 drivers
v0x18b87b0_0 .net "initialResult", 0 0, L_0x1917590;  1 drivers
v0x18b8850_0 .net "isAdd", 0 0, L_0x19167b0;  1 drivers
v0x18b88f0_0 .net "isAnd", 0 0, L_0x1916e30;  1 drivers
v0x18b8a20_0 .net "isNand", 0 0, L_0x1917090;  1 drivers
v0x18b8ac0_0 .net "isNor", 0 0, L_0x1916dc0;  1 drivers
v0x18b8b60_0 .net "isOr", 0 0, L_0x19173f0;  1 drivers
v0x18b8c20_0 .net "isSLT", 0 0, L_0x1916d00;  1 drivers
v0x18b8ce0_0 .net "isSub", 0 0, L_0x1916960;  1 drivers
v0x18b8da0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b8e40_0 .net "isXor", 0 0, L_0x1916b10;  1 drivers
v0x18b8f00_0 .net "nandRes", 0 0, L_0x1915280;  1 drivers
v0x18b90b0_0 .net "norRes", 0 0, L_0x1915870;  1 drivers
v0x18b9150_0 .net "orRes", 0 0, L_0x19156e0;  1 drivers
v0x18b91f0_0 .net "s0", 0 0, L_0x19155c0;  1 drivers
v0x18b9290_0 .net "s0inv", 0 0, L_0x19163e0;  1 drivers
v0x18b9350_0 .net "s1", 0 0, L_0x1917e70;  1 drivers
v0x18b9410_0 .net "s1inv", 0 0, L_0x1916540;  1 drivers
v0x18b94d0_0 .net "s2", 0 0, L_0x1917f10;  1 drivers
v0x18b9590_0 .net "s2inv", 0 0, L_0x1916600;  1 drivers
v0x18b9650_0 .net "xorRes", 0 0, L_0x19159d0;  1 drivers
S_0x18b7710 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18b7410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1915a90/d .functor XOR 1, L_0x1917ae0, L_0x1955630, C4<0>, C4<0>;
L_0x1915a90 .delay 1 (5000,5000,5000) L_0x1915a90/d;
L_0x1915bf0/d .functor XOR 1, L_0x1917980, L_0x1915a90, C4<0>, C4<0>;
L_0x1915bf0 .delay 1 (5000,5000,5000) L_0x1915bf0/d;
L_0x1915d00/d .functor XOR 1, L_0x1915bf0, L_0x1915520, C4<0>, C4<0>;
L_0x1915d00 .delay 1 (5000,5000,5000) L_0x1915d00/d;
L_0x1915f00/d .functor AND 1, L_0x1917980, L_0x1915a90, C4<1>, C4<1>;
L_0x1915f00 .delay 1 (5000,5000,5000) L_0x1915f00/d;
L_0x1916170/d .functor AND 1, L_0x1915bf0, L_0x1915520, C4<1>, C4<1>;
L_0x1916170 .delay 1 (5000,5000,5000) L_0x1916170/d;
L_0x19161e0/d .functor OR 1, L_0x1915f00, L_0x1916170, C4<0>, C4<0>;
L_0x19161e0 .delay 1 (5000,5000,5000) L_0x19161e0/d;
v0x18b79a0_0 .net "AandB", 0 0, L_0x1915f00;  1 drivers
v0x18b7a80_0 .net "BxorSub", 0 0, L_0x1915a90;  1 drivers
v0x18b7b40_0 .net "a", 0 0, L_0x1917980;  alias, 1 drivers
v0x18b7c10_0 .net "b", 0 0, L_0x1917ae0;  alias, 1 drivers
v0x18b7cd0_0 .net "carryin", 0 0, L_0x1915520;  alias, 1 drivers
v0x18b7de0_0 .net "carryout", 0 0, L_0x19161e0;  alias, 1 drivers
v0x18b7ea0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b7f40_0 .net "res", 0 0, L_0x1915d00;  alias, 1 drivers
v0x18b8000_0 .net "xAorB", 0 0, L_0x1915bf0;  1 drivers
v0x18b8150_0 .net "xAorBandCin", 0 0, L_0x1916170;  1 drivers
S_0x18b9830 .scope generate, "genblk1[10]" "genblk1[10]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18b99f0 .param/l "i" 0 3 151, +C4<01010>;
S_0x18b9ab0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18b9830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1917a20/d .functor AND 1, L_0x191a480, L_0x191a5e0, C4<1>, C4<1>;
L_0x1917a20 .delay 1 (5000,5000,5000) L_0x1917a20/d;
L_0x1917ce0/d .functor NAND 1, L_0x191a480, L_0x191a5e0, C4<1>, C4<1>;
L_0x1917ce0 .delay 1 (5000,5000,5000) L_0x1917ce0/d;
L_0x19181a0/d .functor OR 1, L_0x191a480, L_0x191a5e0, C4<0>, C4<0>;
L_0x19181a0 .delay 1 (5000,5000,5000) L_0x19181a0/d;
L_0x1918330/d .functor NOR 1, L_0x191a480, L_0x191a5e0, C4<0>, C4<0>;
L_0x1918330 .delay 1 (5000,5000,5000) L_0x1918330/d;
L_0x19183f0/d .functor XOR 1, L_0x191a480, L_0x191a5e0, C4<0>, C4<0>;
L_0x19183f0 .delay 1 (5000,5000,5000) L_0x19183f0/d;
L_0x1918e50/d .functor NOT 1, L_0x1918050, C4<0>, C4<0>, C4<0>;
L_0x1918e50 .delay 1 (5000,5000,5000) L_0x1918e50/d;
L_0x1918fb0/d .functor NOT 1, L_0x19180f0, C4<0>, C4<0>, C4<0>;
L_0x1918fb0 .delay 1 (5000,5000,5000) L_0x1918fb0/d;
L_0x1919070/d .functor NOT 1, L_0x191a790, C4<0>, C4<0>, C4<0>;
L_0x1919070 .delay 1 (5000,5000,5000) L_0x1919070/d;
L_0x1919220/d .functor AND 1, L_0x1918770, L_0x1918e50, L_0x1918fb0, L_0x1919070;
L_0x1919220 .delay 1 (5000,5000,5000) L_0x1919220/d;
L_0x19193d0/d .functor AND 1, L_0x1918770, L_0x1918050, L_0x1918fb0, L_0x1919070;
L_0x19193d0 .delay 1 (5000,5000,5000) L_0x19193d0/d;
L_0x1919580/d .functor AND 1, L_0x19183f0, L_0x1918e50, L_0x19180f0, L_0x1919070;
L_0x1919580 .delay 1 (5000,5000,5000) L_0x1919580/d;
L_0x1919770/d .functor AND 1, L_0x1918770, L_0x1918050, L_0x19180f0, L_0x1919070;
L_0x1919770 .delay 1 (5000,5000,5000) L_0x1919770/d;
L_0x19198a0/d .functor AND 1, L_0x1917a20, L_0x1918e50, L_0x1918fb0, L_0x191a790;
L_0x19198a0 .delay 1 (5000,5000,5000) L_0x19198a0/d;
L_0x1919b30/d .functor AND 1, L_0x1917ce0, L_0x1918050, L_0x1918fb0, L_0x191a790;
L_0x1919b30 .delay 1 (5000,5000,5000) L_0x1919b30/d;
L_0x1919830/d .functor AND 1, L_0x1918330, L_0x1918e50, L_0x19180f0, L_0x191a790;
L_0x1919830 .delay 1 (5000,5000,5000) L_0x1919830/d;
L_0x1919ec0/d .functor AND 1, L_0x19181a0, L_0x1918050, L_0x19180f0, L_0x191a790;
L_0x1919ec0 .delay 1 (5000,5000,5000) L_0x1919ec0/d;
L_0x191a090/0/0 .functor OR 1, L_0x1919220, L_0x19193d0, L_0x1919580, L_0x19198a0;
L_0x191a090/0/4 .functor OR 1, L_0x1919b30, L_0x1919830, L_0x1919ec0, L_0x1919770;
L_0x191a090/d .functor OR 1, L_0x191a090/0/0, L_0x191a090/0/4, C4<0>, C4<0>;
L_0x191a090 .delay 1 (5000,5000,5000) L_0x191a090/d;
v0x18ba9b0_0 .net "a", 0 0, L_0x191a480;  1 drivers
v0x18baa70_0 .net "addSub", 0 0, L_0x1918770;  1 drivers
v0x18bab40_0 .net "andRes", 0 0, L_0x1917a20;  1 drivers
v0x18bac10_0 .net "b", 0 0, L_0x191a5e0;  1 drivers
v0x18bace0_0 .net "carryIn", 0 0, L_0x1917fb0;  1 drivers
v0x18bad80_0 .net "carryOut", 0 0, L_0x1918c50;  1 drivers
v0x18bae50_0 .net "initialResult", 0 0, L_0x191a090;  1 drivers
v0x18baef0_0 .net "isAdd", 0 0, L_0x1919220;  1 drivers
v0x18baf90_0 .net "isAnd", 0 0, L_0x19198a0;  1 drivers
v0x18bb0c0_0 .net "isNand", 0 0, L_0x1919b30;  1 drivers
v0x18bb160_0 .net "isNor", 0 0, L_0x1919830;  1 drivers
v0x18bb200_0 .net "isOr", 0 0, L_0x1919ec0;  1 drivers
v0x18bb2c0_0 .net "isSLT", 0 0, L_0x1919770;  1 drivers
v0x18bb380_0 .net "isSub", 0 0, L_0x19193d0;  1 drivers
v0x18bb440_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18bb4e0_0 .net "isXor", 0 0, L_0x1919580;  1 drivers
v0x18bb5a0_0 .net "nandRes", 0 0, L_0x1917ce0;  1 drivers
v0x18bb750_0 .net "norRes", 0 0, L_0x1918330;  1 drivers
v0x18bb7f0_0 .net "orRes", 0 0, L_0x19181a0;  1 drivers
v0x18bb890_0 .net "s0", 0 0, L_0x1918050;  1 drivers
v0x18bb930_0 .net "s0inv", 0 0, L_0x1918e50;  1 drivers
v0x18bb9f0_0 .net "s1", 0 0, L_0x19180f0;  1 drivers
v0x18bbab0_0 .net "s1inv", 0 0, L_0x1918fb0;  1 drivers
v0x18bbb70_0 .net "s2", 0 0, L_0x191a790;  1 drivers
v0x18bbc30_0 .net "s2inv", 0 0, L_0x1919070;  1 drivers
v0x18bbcf0_0 .net "xorRes", 0 0, L_0x19183f0;  1 drivers
S_0x18b9db0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18b9ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1918550/d .functor XOR 1, L_0x191a5e0, L_0x1955630, C4<0>, C4<0>;
L_0x1918550 .delay 1 (5000,5000,5000) L_0x1918550/d;
L_0x1918610/d .functor XOR 1, L_0x191a480, L_0x1918550, C4<0>, C4<0>;
L_0x1918610 .delay 1 (5000,5000,5000) L_0x1918610/d;
L_0x1918770/d .functor XOR 1, L_0x1918610, L_0x1917fb0, C4<0>, C4<0>;
L_0x1918770 .delay 1 (5000,5000,5000) L_0x1918770/d;
L_0x1918970/d .functor AND 1, L_0x191a480, L_0x1918550, C4<1>, C4<1>;
L_0x1918970 .delay 1 (5000,5000,5000) L_0x1918970/d;
L_0x1918be0/d .functor AND 1, L_0x1918610, L_0x1917fb0, C4<1>, C4<1>;
L_0x1918be0 .delay 1 (5000,5000,5000) L_0x1918be0/d;
L_0x1918c50/d .functor OR 1, L_0x1918970, L_0x1918be0, C4<0>, C4<0>;
L_0x1918c50 .delay 1 (5000,5000,5000) L_0x1918c50/d;
v0x18ba040_0 .net "AandB", 0 0, L_0x1918970;  1 drivers
v0x18ba120_0 .net "BxorSub", 0 0, L_0x1918550;  1 drivers
v0x18ba1e0_0 .net "a", 0 0, L_0x191a480;  alias, 1 drivers
v0x18ba2b0_0 .net "b", 0 0, L_0x191a5e0;  alias, 1 drivers
v0x18ba370_0 .net "carryin", 0 0, L_0x1917fb0;  alias, 1 drivers
v0x18ba480_0 .net "carryout", 0 0, L_0x1918c50;  alias, 1 drivers
v0x18ba540_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18ba5e0_0 .net "res", 0 0, L_0x1918770;  alias, 1 drivers
v0x18ba6a0_0 .net "xAorB", 0 0, L_0x1918610;  1 drivers
v0x18ba7f0_0 .net "xAorBandCin", 0 0, L_0x1918be0;  1 drivers
S_0x18bbed0 .scope generate, "genblk1[11]" "genblk1[11]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18bc090 .param/l "i" 0 3 151, +C4<01011>;
S_0x18bc150 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18bbed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x191a520/d .functor AND 1, L_0x191d090, L_0x191d1f0, C4<1>, C4<1>;
L_0x191a520 .delay 1 (5000,5000,5000) L_0x191a520/d;
L_0x19147a0/d .functor NAND 1, L_0x191d090, L_0x191d1f0, C4<1>, C4<1>;
L_0x19147a0 .delay 1 (5000,5000,5000) L_0x19147a0/d;
L_0x190a9a0/d .functor OR 1, L_0x191d090, L_0x191d1f0, C4<0>, C4<0>;
L_0x190a9a0 .delay 1 (5000,5000,5000) L_0x190a9a0/d;
L_0x191afc0/d .functor NOR 1, L_0x191d090, L_0x191d1f0, C4<0>, C4<0>;
L_0x191afc0 .delay 1 (5000,5000,5000) L_0x191afc0/d;
L_0x191b080/d .functor XOR 1, L_0x191d090, L_0x191d1f0, C4<0>, C4<0>;
L_0x191b080 .delay 1 (5000,5000,5000) L_0x191b080/d;
L_0x191ba70/d .functor NOT 1, L_0x191ae40, C4<0>, C4<0>, C4<0>;
L_0x191ba70 .delay 1 (5000,5000,5000) L_0x191ba70/d;
L_0x191bbd0/d .functor NOT 1, L_0x191aee0, C4<0>, C4<0>, C4<0>;
L_0x191bbd0 .delay 1 (5000,5000,5000) L_0x191bbd0/d;
L_0x191bc90/d .functor NOT 1, L_0x191d5e0, C4<0>, C4<0>, C4<0>;
L_0x191bc90 .delay 1 (5000,5000,5000) L_0x191bc90/d;
L_0x191be40/d .functor AND 1, L_0x191b400, L_0x191ba70, L_0x191bbd0, L_0x191bc90;
L_0x191be40 .delay 1 (5000,5000,5000) L_0x191be40/d;
L_0x191bff0/d .functor AND 1, L_0x191b400, L_0x191ae40, L_0x191bbd0, L_0x191bc90;
L_0x191bff0 .delay 1 (5000,5000,5000) L_0x191bff0/d;
L_0x191c1a0/d .functor AND 1, L_0x191b080, L_0x191ba70, L_0x191aee0, L_0x191bc90;
L_0x191c1a0 .delay 1 (5000,5000,5000) L_0x191c1a0/d;
L_0x191c390/d .functor AND 1, L_0x191b400, L_0x191ae40, L_0x191aee0, L_0x191bc90;
L_0x191c390 .delay 1 (5000,5000,5000) L_0x191c390/d;
L_0x191c4c0/d .functor AND 1, L_0x191a520, L_0x191ba70, L_0x191bbd0, L_0x191d5e0;
L_0x191c4c0 .delay 1 (5000,5000,5000) L_0x191c4c0/d;
L_0x191c720/d .functor AND 1, L_0x19147a0, L_0x191ae40, L_0x191bbd0, L_0x191d5e0;
L_0x191c720 .delay 1 (5000,5000,5000) L_0x191c720/d;
L_0x191c450/d .functor AND 1, L_0x191afc0, L_0x191ba70, L_0x191aee0, L_0x191d5e0;
L_0x191c450 .delay 1 (5000,5000,5000) L_0x191c450/d;
L_0x191cb00/d .functor AND 1, L_0x190a9a0, L_0x191ae40, L_0x191aee0, L_0x191d5e0;
L_0x191cb00 .delay 1 (5000,5000,5000) L_0x191cb00/d;
L_0x191cca0/0/0 .functor OR 1, L_0x191be40, L_0x191bff0, L_0x191c1a0, L_0x191c4c0;
L_0x191cca0/0/4 .functor OR 1, L_0x191c720, L_0x191c450, L_0x191cb00, L_0x191c390;
L_0x191cca0/d .functor OR 1, L_0x191cca0/0/0, L_0x191cca0/0/4, C4<0>, C4<0>;
L_0x191cca0 .delay 1 (5000,5000,5000) L_0x191cca0/d;
v0x18bd050_0 .net "a", 0 0, L_0x191d090;  1 drivers
v0x18bd110_0 .net "addSub", 0 0, L_0x191b400;  1 drivers
v0x18bd1e0_0 .net "andRes", 0 0, L_0x191a520;  1 drivers
v0x18bd2b0_0 .net "b", 0 0, L_0x191d1f0;  1 drivers
v0x18bd380_0 .net "carryIn", 0 0, L_0x191ada0;  1 drivers
v0x18bd420_0 .net "carryOut", 0 0, L_0x191b870;  1 drivers
v0x18bd4f0_0 .net "initialResult", 0 0, L_0x191cca0;  1 drivers
v0x18bd590_0 .net "isAdd", 0 0, L_0x191be40;  1 drivers
v0x18bd630_0 .net "isAnd", 0 0, L_0x191c4c0;  1 drivers
v0x18bd760_0 .net "isNand", 0 0, L_0x191c720;  1 drivers
v0x18bd800_0 .net "isNor", 0 0, L_0x191c450;  1 drivers
v0x18bd8a0_0 .net "isOr", 0 0, L_0x191cb00;  1 drivers
v0x18bd960_0 .net "isSLT", 0 0, L_0x191c390;  1 drivers
v0x18bda20_0 .net "isSub", 0 0, L_0x191bff0;  1 drivers
v0x18bdae0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18bdb80_0 .net "isXor", 0 0, L_0x191c1a0;  1 drivers
v0x18bdc40_0 .net "nandRes", 0 0, L_0x19147a0;  1 drivers
v0x18bddf0_0 .net "norRes", 0 0, L_0x191afc0;  1 drivers
v0x18bde90_0 .net "orRes", 0 0, L_0x190a9a0;  1 drivers
v0x18bdf30_0 .net "s0", 0 0, L_0x191ae40;  1 drivers
v0x18bdfd0_0 .net "s0inv", 0 0, L_0x191ba70;  1 drivers
v0x18be090_0 .net "s1", 0 0, L_0x191aee0;  1 drivers
v0x18be150_0 .net "s1inv", 0 0, L_0x191bbd0;  1 drivers
v0x18be210_0 .net "s2", 0 0, L_0x191d5e0;  1 drivers
v0x18be2d0_0 .net "s2inv", 0 0, L_0x191bc90;  1 drivers
v0x18be390_0 .net "xorRes", 0 0, L_0x191b080;  1 drivers
S_0x18bc450 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18bc150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x191b1e0/d .functor XOR 1, L_0x191d1f0, L_0x1955630, C4<0>, C4<0>;
L_0x191b1e0 .delay 1 (5000,5000,5000) L_0x191b1e0/d;
L_0x191b2a0/d .functor XOR 1, L_0x191d090, L_0x191b1e0, C4<0>, C4<0>;
L_0x191b2a0 .delay 1 (5000,5000,5000) L_0x191b2a0/d;
L_0x191b400/d .functor XOR 1, L_0x191b2a0, L_0x191ada0, C4<0>, C4<0>;
L_0x191b400 .delay 1 (5000,5000,5000) L_0x191b400/d;
L_0x191b600/d .functor AND 1, L_0x191d090, L_0x191b1e0, C4<1>, C4<1>;
L_0x191b600 .delay 1 (5000,5000,5000) L_0x191b600/d;
L_0x191a880/d .functor AND 1, L_0x191b2a0, L_0x191ada0, C4<1>, C4<1>;
L_0x191a880 .delay 1 (5000,5000,5000) L_0x191a880/d;
L_0x191b870/d .functor OR 1, L_0x191b600, L_0x191a880, C4<0>, C4<0>;
L_0x191b870 .delay 1 (5000,5000,5000) L_0x191b870/d;
v0x18bc6e0_0 .net "AandB", 0 0, L_0x191b600;  1 drivers
v0x18bc7c0_0 .net "BxorSub", 0 0, L_0x191b1e0;  1 drivers
v0x18bc880_0 .net "a", 0 0, L_0x191d090;  alias, 1 drivers
v0x18bc950_0 .net "b", 0 0, L_0x191d1f0;  alias, 1 drivers
v0x18bca10_0 .net "carryin", 0 0, L_0x191ada0;  alias, 1 drivers
v0x18bcb20_0 .net "carryout", 0 0, L_0x191b870;  alias, 1 drivers
v0x18bcbe0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18bcc80_0 .net "res", 0 0, L_0x191b400;  alias, 1 drivers
v0x18bcd40_0 .net "xAorB", 0 0, L_0x191b2a0;  1 drivers
v0x18bce90_0 .net "xAorBandCin", 0 0, L_0x191a880;  1 drivers
S_0x18be570 .scope generate, "genblk1[12]" "genblk1[12]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18be730 .param/l "i" 0 3 151, +C4<01100>;
S_0x18be7f0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18be570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x191d130/d .functor AND 1, L_0x191fb20, L_0x191fc80, C4<1>, C4<1>;
L_0x191d130 .delay 1 (5000,5000,5000) L_0x191d130/d;
L_0x191d440/d .functor NAND 1, L_0x191fb20, L_0x191fc80, C4<1>, C4<1>;
L_0x191d440 .delay 1 (5000,5000,5000) L_0x191d440/d;
L_0x191d8d0/d .functor OR 1, L_0x191fb20, L_0x191fc80, C4<0>, C4<0>;
L_0x191d8d0 .delay 1 (5000,5000,5000) L_0x191d8d0/d;
L_0x191da60/d .functor NOR 1, L_0x191fb20, L_0x191fc80, C4<0>, C4<0>;
L_0x191da60 .delay 1 (5000,5000,5000) L_0x191da60/d;
L_0x191db20/d .functor XOR 1, L_0x191fb20, L_0x191fc80, C4<0>, C4<0>;
L_0x191db20 .delay 1 (5000,5000,5000) L_0x191db20/d;
L_0x191e580/d .functor NOT 1, L_0x191d710, C4<0>, C4<0>, C4<0>;
L_0x191e580 .delay 1 (5000,5000,5000) L_0x191e580/d;
L_0x191e6e0/d .functor NOT 1, L_0x191d7b0, C4<0>, C4<0>, C4<0>;
L_0x191e6e0 .delay 1 (5000,5000,5000) L_0x191e6e0/d;
L_0x191e7a0/d .functor NOT 1, L_0x19200a0, C4<0>, C4<0>, C4<0>;
L_0x191e7a0 .delay 1 (5000,5000,5000) L_0x191e7a0/d;
L_0x191e950/d .functor AND 1, L_0x191dea0, L_0x191e580, L_0x191e6e0, L_0x191e7a0;
L_0x191e950 .delay 1 (5000,5000,5000) L_0x191e950/d;
L_0x191eb00/d .functor AND 1, L_0x191dea0, L_0x191d710, L_0x191e6e0, L_0x191e7a0;
L_0x191eb00 .delay 1 (5000,5000,5000) L_0x191eb00/d;
L_0x191ecb0/d .functor AND 1, L_0x191db20, L_0x191e580, L_0x191d7b0, L_0x191e7a0;
L_0x191ecb0 .delay 1 (5000,5000,5000) L_0x191ecb0/d;
L_0x191eea0/d .functor AND 1, L_0x191dea0, L_0x191d710, L_0x191d7b0, L_0x191e7a0;
L_0x191eea0 .delay 1 (5000,5000,5000) L_0x191eea0/d;
L_0x191efd0/d .functor AND 1, L_0x191d130, L_0x191e580, L_0x191e6e0, L_0x19200a0;
L_0x191efd0 .delay 1 (5000,5000,5000) L_0x191efd0/d;
L_0x191f230/d .functor AND 1, L_0x191d440, L_0x191d710, L_0x191e6e0, L_0x19200a0;
L_0x191f230 .delay 1 (5000,5000,5000) L_0x191f230/d;
L_0x191ef60/d .functor AND 1, L_0x191da60, L_0x191e580, L_0x191d7b0, L_0x19200a0;
L_0x191ef60 .delay 1 (5000,5000,5000) L_0x191ef60/d;
L_0x191f590/d .functor AND 1, L_0x191d8d0, L_0x191d710, L_0x191d7b0, L_0x19200a0;
L_0x191f590 .delay 1 (5000,5000,5000) L_0x191f590/d;
L_0x191f730/0/0 .functor OR 1, L_0x191e950, L_0x191eb00, L_0x191ecb0, L_0x191efd0;
L_0x191f730/0/4 .functor OR 1, L_0x191f230, L_0x191ef60, L_0x191f590, L_0x191eea0;
L_0x191f730/d .functor OR 1, L_0x191f730/0/0, L_0x191f730/0/4, C4<0>, C4<0>;
L_0x191f730 .delay 1 (5000,5000,5000) L_0x191f730/d;
v0x18bf6f0_0 .net "a", 0 0, L_0x191fb20;  1 drivers
v0x18bf7b0_0 .net "addSub", 0 0, L_0x191dea0;  1 drivers
v0x18bf880_0 .net "andRes", 0 0, L_0x191d130;  1 drivers
v0x18bf950_0 .net "b", 0 0, L_0x191fc80;  1 drivers
v0x18bfa20_0 .net "carryIn", 0 0, L_0x191d990;  1 drivers
v0x18bfac0_0 .net "carryOut", 0 0, L_0x191e380;  1 drivers
v0x18bfb90_0 .net "initialResult", 0 0, L_0x191f730;  1 drivers
v0x18bfc30_0 .net "isAdd", 0 0, L_0x191e950;  1 drivers
v0x18bfcd0_0 .net "isAnd", 0 0, L_0x191efd0;  1 drivers
v0x18bfe00_0 .net "isNand", 0 0, L_0x191f230;  1 drivers
v0x18bfea0_0 .net "isNor", 0 0, L_0x191ef60;  1 drivers
v0x18bff40_0 .net "isOr", 0 0, L_0x191f590;  1 drivers
v0x18bffe0_0 .net "isSLT", 0 0, L_0x191eea0;  1 drivers
v0x18c0080_0 .net "isSub", 0 0, L_0x191eb00;  1 drivers
v0x18c0120_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c01c0_0 .net "isXor", 0 0, L_0x191ecb0;  1 drivers
v0x18c0260_0 .net "nandRes", 0 0, L_0x191d440;  1 drivers
v0x18c0410_0 .net "norRes", 0 0, L_0x191da60;  1 drivers
v0x18c04b0_0 .net "orRes", 0 0, L_0x191d8d0;  1 drivers
v0x18c0550_0 .net "s0", 0 0, L_0x191d710;  1 drivers
v0x18c05f0_0 .net "s0inv", 0 0, L_0x191e580;  1 drivers
v0x18c06b0_0 .net "s1", 0 0, L_0x191d7b0;  1 drivers
v0x18c0770_0 .net "s1inv", 0 0, L_0x191e6e0;  1 drivers
v0x18c0830_0 .net "s2", 0 0, L_0x19200a0;  1 drivers
v0x18c08f0_0 .net "s2inv", 0 0, L_0x191e7a0;  1 drivers
v0x18c09b0_0 .net "xorRes", 0 0, L_0x191db20;  1 drivers
S_0x18beaf0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18be7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x191dc80/d .functor XOR 1, L_0x191fc80, L_0x1955630, C4<0>, C4<0>;
L_0x191dc80 .delay 1 (5000,5000,5000) L_0x191dc80/d;
L_0x191dd40/d .functor XOR 1, L_0x191fb20, L_0x191dc80, C4<0>, C4<0>;
L_0x191dd40 .delay 1 (5000,5000,5000) L_0x191dd40/d;
L_0x191dea0/d .functor XOR 1, L_0x191dd40, L_0x191d990, C4<0>, C4<0>;
L_0x191dea0 .delay 1 (5000,5000,5000) L_0x191dea0/d;
L_0x191e0a0/d .functor AND 1, L_0x191fb20, L_0x191dc80, C4<1>, C4<1>;
L_0x191e0a0 .delay 1 (5000,5000,5000) L_0x191e0a0/d;
L_0x191e310/d .functor AND 1, L_0x191dd40, L_0x191d990, C4<1>, C4<1>;
L_0x191e310 .delay 1 (5000,5000,5000) L_0x191e310/d;
L_0x191e380/d .functor OR 1, L_0x191e0a0, L_0x191e310, C4<0>, C4<0>;
L_0x191e380 .delay 1 (5000,5000,5000) L_0x191e380/d;
v0x18bed80_0 .net "AandB", 0 0, L_0x191e0a0;  1 drivers
v0x18bee60_0 .net "BxorSub", 0 0, L_0x191dc80;  1 drivers
v0x18bef20_0 .net "a", 0 0, L_0x191fb20;  alias, 1 drivers
v0x18beff0_0 .net "b", 0 0, L_0x191fc80;  alias, 1 drivers
v0x18bf0b0_0 .net "carryin", 0 0, L_0x191d990;  alias, 1 drivers
v0x18bf1c0_0 .net "carryout", 0 0, L_0x191e380;  alias, 1 drivers
v0x18bf280_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18bf320_0 .net "res", 0 0, L_0x191dea0;  alias, 1 drivers
v0x18bf3e0_0 .net "xAorB", 0 0, L_0x191dd40;  1 drivers
v0x18bf530_0 .net "xAorBandCin", 0 0, L_0x191e310;  1 drivers
S_0x18c0be0 .scope generate, "genblk1[13]" "genblk1[13]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18c0da0 .param/l "i" 0 3 151, +C4<01101>;
S_0x18c0e60 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18c0be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x191fbc0/d .functor AND 1, L_0x1922540, L_0x19226a0, C4<1>, C4<1>;
L_0x191fbc0 .delay 1 (5000,5000,5000) L_0x191fbc0/d;
L_0x191ffe0/d .functor NAND 1, L_0x1922540, L_0x19226a0, C4<1>, C4<1>;
L_0x191ffe0 .delay 1 (5000,5000,5000) L_0x191ffe0/d;
L_0x191fe80/d .functor OR 1, L_0x1922540, L_0x19226a0, C4<0>, C4<0>;
L_0x191fe80 .delay 1 (5000,5000,5000) L_0x191fe80/d;
L_0x19204a0/d .functor NOR 1, L_0x1922540, L_0x19226a0, C4<0>, C4<0>;
L_0x19204a0 .delay 1 (5000,5000,5000) L_0x19204a0/d;
L_0x1920560/d .functor XOR 1, L_0x1922540, L_0x19226a0, C4<0>, C4<0>;
L_0x1920560 .delay 1 (5000,5000,5000) L_0x1920560/d;
L_0x1920fa0/d .functor NOT 1, L_0x19201e0, C4<0>, C4<0>, C4<0>;
L_0x1920fa0 .delay 1 (5000,5000,5000) L_0x1920fa0/d;
L_0x1921100/d .functor NOT 1, L_0x1920280, C4<0>, C4<0>, C4<0>;
L_0x1921100 .delay 1 (5000,5000,5000) L_0x1921100/d;
L_0x19211c0/d .functor NOT 1, L_0x1920320, C4<0>, C4<0>, C4<0>;
L_0x19211c0 .delay 1 (5000,5000,5000) L_0x19211c0/d;
L_0x1921370/d .functor AND 1, L_0x19208e0, L_0x1920fa0, L_0x1921100, L_0x19211c0;
L_0x1921370 .delay 1 (5000,5000,5000) L_0x1921370/d;
L_0x1921520/d .functor AND 1, L_0x19208e0, L_0x19201e0, L_0x1921100, L_0x19211c0;
L_0x1921520 .delay 1 (5000,5000,5000) L_0x1921520/d;
L_0x19216d0/d .functor AND 1, L_0x1920560, L_0x1920fa0, L_0x1920280, L_0x19211c0;
L_0x19216d0 .delay 1 (5000,5000,5000) L_0x19216d0/d;
L_0x19218c0/d .functor AND 1, L_0x19208e0, L_0x19201e0, L_0x1920280, L_0x19211c0;
L_0x19218c0 .delay 1 (5000,5000,5000) L_0x19218c0/d;
L_0x19219f0/d .functor AND 1, L_0x191fbc0, L_0x1920fa0, L_0x1921100, L_0x1920320;
L_0x19219f0 .delay 1 (5000,5000,5000) L_0x19219f0/d;
L_0x1921c50/d .functor AND 1, L_0x191ffe0, L_0x19201e0, L_0x1921100, L_0x1920320;
L_0x1921c50 .delay 1 (5000,5000,5000) L_0x1921c50/d;
L_0x1921980/d .functor AND 1, L_0x19204a0, L_0x1920fa0, L_0x1920280, L_0x1920320;
L_0x1921980 .delay 1 (5000,5000,5000) L_0x1921980/d;
L_0x1921fb0/d .functor AND 1, L_0x191fe80, L_0x19201e0, L_0x1920280, L_0x1920320;
L_0x1921fb0 .delay 1 (5000,5000,5000) L_0x1921fb0/d;
L_0x1922150/0/0 .functor OR 1, L_0x1921370, L_0x1921520, L_0x19216d0, L_0x19219f0;
L_0x1922150/0/4 .functor OR 1, L_0x1921c50, L_0x1921980, L_0x1921fb0, L_0x19218c0;
L_0x1922150/d .functor OR 1, L_0x1922150/0/0, L_0x1922150/0/4, C4<0>, C4<0>;
L_0x1922150 .delay 1 (5000,5000,5000) L_0x1922150/d;
v0x18c1da0_0 .net "a", 0 0, L_0x1922540;  1 drivers
v0x18c1e60_0 .net "addSub", 0 0, L_0x19208e0;  1 drivers
v0x18c1f30_0 .net "andRes", 0 0, L_0x191fbc0;  1 drivers
v0x18c2000_0 .net "b", 0 0, L_0x19226a0;  1 drivers
v0x18c20d0_0 .net "carryIn", 0 0, L_0x1920140;  1 drivers
v0x18c2170_0 .net "carryOut", 0 0, L_0x1920da0;  1 drivers
v0x18c2240_0 .net "initialResult", 0 0, L_0x1922150;  1 drivers
v0x18c22e0_0 .net "isAdd", 0 0, L_0x1921370;  1 drivers
v0x18c2380_0 .net "isAnd", 0 0, L_0x19219f0;  1 drivers
v0x18c24b0_0 .net "isNand", 0 0, L_0x1921c50;  1 drivers
v0x18c2550_0 .net "isNor", 0 0, L_0x1921980;  1 drivers
v0x18c25f0_0 .net "isOr", 0 0, L_0x1921fb0;  1 drivers
v0x18c26b0_0 .net "isSLT", 0 0, L_0x19218c0;  1 drivers
v0x18c2770_0 .net "isSub", 0 0, L_0x1921520;  1 drivers
v0x18c2830_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c28d0_0 .net "isXor", 0 0, L_0x19216d0;  1 drivers
v0x18c2990_0 .net "nandRes", 0 0, L_0x191ffe0;  1 drivers
v0x18c2b40_0 .net "norRes", 0 0, L_0x19204a0;  1 drivers
v0x18c2be0_0 .net "orRes", 0 0, L_0x191fe80;  1 drivers
v0x18c2c80_0 .net "s0", 0 0, L_0x19201e0;  1 drivers
v0x18c2d20_0 .net "s0inv", 0 0, L_0x1920fa0;  1 drivers
v0x18c2de0_0 .net "s1", 0 0, L_0x1920280;  1 drivers
v0x18c2ea0_0 .net "s1inv", 0 0, L_0x1921100;  1 drivers
v0x18c2f60_0 .net "s2", 0 0, L_0x1920320;  1 drivers
v0x18c3020_0 .net "s2inv", 0 0, L_0x19211c0;  1 drivers
v0x18c30e0_0 .net "xorRes", 0 0, L_0x1920560;  1 drivers
S_0x18c1160 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18c0e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19206c0/d .functor XOR 1, L_0x19226a0, L_0x1955630, C4<0>, C4<0>;
L_0x19206c0 .delay 1 (5000,5000,5000) L_0x19206c0/d;
L_0x1920780/d .functor XOR 1, L_0x1922540, L_0x19206c0, C4<0>, C4<0>;
L_0x1920780 .delay 1 (5000,5000,5000) L_0x1920780/d;
L_0x19208e0/d .functor XOR 1, L_0x1920780, L_0x1920140, C4<0>, C4<0>;
L_0x19208e0 .delay 1 (5000,5000,5000) L_0x19208e0/d;
L_0x1920ae0/d .functor AND 1, L_0x1922540, L_0x19206c0, C4<1>, C4<1>;
L_0x1920ae0 .delay 1 (5000,5000,5000) L_0x1920ae0/d;
L_0x191fef0/d .functor AND 1, L_0x1920780, L_0x1920140, C4<1>, C4<1>;
L_0x191fef0 .delay 1 (5000,5000,5000) L_0x191fef0/d;
L_0x1920da0/d .functor OR 1, L_0x1920ae0, L_0x191fef0, C4<0>, C4<0>;
L_0x1920da0 .delay 1 (5000,5000,5000) L_0x1920da0/d;
v0x18c1430_0 .net "AandB", 0 0, L_0x1920ae0;  1 drivers
v0x18c1510_0 .net "BxorSub", 0 0, L_0x19206c0;  1 drivers
v0x18c15d0_0 .net "a", 0 0, L_0x1922540;  alias, 1 drivers
v0x18c16a0_0 .net "b", 0 0, L_0x19226a0;  alias, 1 drivers
v0x18c1760_0 .net "carryin", 0 0, L_0x1920140;  alias, 1 drivers
v0x18c1870_0 .net "carryout", 0 0, L_0x1920da0;  alias, 1 drivers
v0x18c1930_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c19d0_0 .net "res", 0 0, L_0x19208e0;  alias, 1 drivers
v0x18c1a90_0 .net "xAorB", 0 0, L_0x1920780;  1 drivers
v0x18c1be0_0 .net "xAorBandCin", 0 0, L_0x191fef0;  1 drivers
S_0x18c32c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18c3480 .param/l "i" 0 3 151, +C4<01110>;
S_0x18c3540 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18c32c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19225e0/d .functor AND 1, L_0x1924f30, L_0x190f960, C4<1>, C4<1>;
L_0x19225e0 .delay 1 (5000,5000,5000) L_0x19225e0/d;
L_0x1922ba0/d .functor NAND 1, L_0x1924f30, L_0x190f960, C4<1>, C4<1>;
L_0x1922ba0 .delay 1 (5000,5000,5000) L_0x1922ba0/d;
L_0x1922d00/d .functor OR 1, L_0x1924f30, L_0x190f960, C4<0>, C4<0>;
L_0x1922d00 .delay 1 (5000,5000,5000) L_0x1922d00/d;
L_0x1922e90/d .functor NOR 1, L_0x1924f30, L_0x190f960, C4<0>, C4<0>;
L_0x1922e90 .delay 1 (5000,5000,5000) L_0x1922e90/d;
L_0x191c910/d .functor XOR 1, L_0x1924f30, L_0x190f960, C4<0>, C4<0>;
L_0x191c910 .delay 1 (5000,5000,5000) L_0x191c910/d;
L_0x19238f0/d .functor NOT 1, L_0x1922850, C4<0>, C4<0>, C4<0>;
L_0x19238f0 .delay 1 (5000,5000,5000) L_0x19238f0/d;
L_0x1923a50/d .functor NOT 1, L_0x19228f0, C4<0>, C4<0>, C4<0>;
L_0x1923a50 .delay 1 (5000,5000,5000) L_0x1923a50/d;
L_0x1923b10/d .functor NOT 1, L_0x1922990, C4<0>, C4<0>, C4<0>;
L_0x1923b10 .delay 1 (5000,5000,5000) L_0x1923b10/d;
L_0x1923cc0/d .functor AND 1, L_0x1923210, L_0x19238f0, L_0x1923a50, L_0x1923b10;
L_0x1923cc0 .delay 1 (5000,5000,5000) L_0x1923cc0/d;
L_0x1923e70/d .functor AND 1, L_0x1923210, L_0x1922850, L_0x1923a50, L_0x1923b10;
L_0x1923e70 .delay 1 (5000,5000,5000) L_0x1923e70/d;
L_0x1924080/d .functor AND 1, L_0x191c910, L_0x19238f0, L_0x19228f0, L_0x1923b10;
L_0x1924080 .delay 1 (5000,5000,5000) L_0x1924080/d;
L_0x1924260/d .functor AND 1, L_0x1923210, L_0x1922850, L_0x19228f0, L_0x1923b10;
L_0x1924260 .delay 1 (5000,5000,5000) L_0x1924260/d;
L_0x1924430/d .functor AND 1, L_0x19225e0, L_0x19238f0, L_0x1923a50, L_0x1922990;
L_0x1924430 .delay 1 (5000,5000,5000) L_0x1924430/d;
L_0x1924610/d .functor AND 1, L_0x1922ba0, L_0x1922850, L_0x1923a50, L_0x1922990;
L_0x1924610 .delay 1 (5000,5000,5000) L_0x1924610/d;
L_0x19243c0/d .functor AND 1, L_0x1922e90, L_0x19238f0, L_0x19228f0, L_0x1922990;
L_0x19243c0 .delay 1 (5000,5000,5000) L_0x19243c0/d;
L_0x19249a0/d .functor AND 1, L_0x1922d00, L_0x1922850, L_0x19228f0, L_0x1922990;
L_0x19249a0 .delay 1 (5000,5000,5000) L_0x19249a0/d;
L_0x1924b40/0/0 .functor OR 1, L_0x1923cc0, L_0x1923e70, L_0x1924080, L_0x1924430;
L_0x1924b40/0/4 .functor OR 1, L_0x1924610, L_0x19243c0, L_0x19249a0, L_0x1924260;
L_0x1924b40/d .functor OR 1, L_0x1924b40/0/0, L_0x1924b40/0/4, C4<0>, C4<0>;
L_0x1924b40 .delay 1 (5000,5000,5000) L_0x1924b40/d;
v0x18c4440_0 .net "a", 0 0, L_0x1924f30;  1 drivers
v0x18c4500_0 .net "addSub", 0 0, L_0x1923210;  1 drivers
v0x18c45d0_0 .net "andRes", 0 0, L_0x19225e0;  1 drivers
v0x18c46a0_0 .net "b", 0 0, L_0x190f960;  1 drivers
v0x18c4770_0 .net "carryIn", 0 0, L_0x1922dc0;  1 drivers
v0x18c4810_0 .net "carryOut", 0 0, L_0x19236f0;  1 drivers
v0x18c48e0_0 .net "initialResult", 0 0, L_0x1924b40;  1 drivers
v0x18c4980_0 .net "isAdd", 0 0, L_0x1923cc0;  1 drivers
v0x18c4a20_0 .net "isAnd", 0 0, L_0x1924430;  1 drivers
v0x18c4b50_0 .net "isNand", 0 0, L_0x1924610;  1 drivers
v0x18c4bf0_0 .net "isNor", 0 0, L_0x19243c0;  1 drivers
v0x18c4c90_0 .net "isOr", 0 0, L_0x19249a0;  1 drivers
v0x18c4d50_0 .net "isSLT", 0 0, L_0x1924260;  1 drivers
v0x18c4e10_0 .net "isSub", 0 0, L_0x1923e70;  1 drivers
v0x18c4ed0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c4f70_0 .net "isXor", 0 0, L_0x1924080;  1 drivers
v0x18c5030_0 .net "nandRes", 0 0, L_0x1922ba0;  1 drivers
v0x18c51e0_0 .net "norRes", 0 0, L_0x1922e90;  1 drivers
v0x18c5280_0 .net "orRes", 0 0, L_0x1922d00;  1 drivers
v0x18c5320_0 .net "s0", 0 0, L_0x1922850;  1 drivers
v0x18c53c0_0 .net "s0inv", 0 0, L_0x19238f0;  1 drivers
v0x18c5480_0 .net "s1", 0 0, L_0x19228f0;  1 drivers
v0x18c5540_0 .net "s1inv", 0 0, L_0x1923a50;  1 drivers
v0x18c5600_0 .net "s2", 0 0, L_0x1922990;  1 drivers
v0x18c56c0_0 .net "s2inv", 0 0, L_0x1923b10;  1 drivers
v0x18c5780_0 .net "xorRes", 0 0, L_0x191c910;  1 drivers
S_0x18c3840 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18c3540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1922fa0/d .functor XOR 1, L_0x190f960, L_0x1955630, C4<0>, C4<0>;
L_0x1922fa0 .delay 1 (5000,5000,5000) L_0x1922fa0/d;
L_0x1923100/d .functor XOR 1, L_0x1924f30, L_0x1922fa0, C4<0>, C4<0>;
L_0x1923100 .delay 1 (5000,5000,5000) L_0x1923100/d;
L_0x1923210/d .functor XOR 1, L_0x1923100, L_0x1922dc0, C4<0>, C4<0>;
L_0x1923210 .delay 1 (5000,5000,5000) L_0x1923210/d;
L_0x1923410/d .functor AND 1, L_0x1924f30, L_0x1922fa0, C4<1>, C4<1>;
L_0x1923410 .delay 1 (5000,5000,5000) L_0x1923410/d;
L_0x1923680/d .functor AND 1, L_0x1923100, L_0x1922dc0, C4<1>, C4<1>;
L_0x1923680 .delay 1 (5000,5000,5000) L_0x1923680/d;
L_0x19236f0/d .functor OR 1, L_0x1923410, L_0x1923680, C4<0>, C4<0>;
L_0x19236f0 .delay 1 (5000,5000,5000) L_0x19236f0/d;
v0x18c3ad0_0 .net "AandB", 0 0, L_0x1923410;  1 drivers
v0x18c3bb0_0 .net "BxorSub", 0 0, L_0x1922fa0;  1 drivers
v0x18c3c70_0 .net "a", 0 0, L_0x1924f30;  alias, 1 drivers
v0x18c3d40_0 .net "b", 0 0, L_0x190f960;  alias, 1 drivers
v0x18c3e00_0 .net "carryin", 0 0, L_0x1922dc0;  alias, 1 drivers
v0x18c3f10_0 .net "carryout", 0 0, L_0x19236f0;  alias, 1 drivers
v0x18c3fd0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c4070_0 .net "res", 0 0, L_0x1923210;  alias, 1 drivers
v0x18c4130_0 .net "xAorB", 0 0, L_0x1923100;  1 drivers
v0x18c4280_0 .net "xAorBandCin", 0 0, L_0x1923680;  1 drivers
S_0x18c5960 .scope generate, "genblk1[15]" "genblk1[15]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18c5b20 .param/l "i" 0 3 151, +C4<01111>;
S_0x18c5be0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18c5960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1924fd0/d .functor AND 1, L_0x1927b60, L_0x1927cc0, C4<1>, C4<1>;
L_0x1924fd0 .delay 1 (5000,5000,5000) L_0x1924fd0/d;
L_0x190fcb0/d .functor NAND 1, L_0x1927b60, L_0x1927cc0, C4<1>, C4<1>;
L_0x190fcb0 .delay 1 (5000,5000,5000) L_0x190fcb0/d;
L_0x19258a0/d .functor OR 1, L_0x1927b60, L_0x1927cc0, C4<0>, C4<0>;
L_0x19258a0 .delay 1 (5000,5000,5000) L_0x19258a0/d;
L_0x1925a90/d .functor NOR 1, L_0x1927b60, L_0x1927cc0, C4<0>, C4<0>;
L_0x1925a90 .delay 1 (5000,5000,5000) L_0x1925a90/d;
L_0x1925b50/d .functor XOR 1, L_0x1927b60, L_0x1927cc0, C4<0>, C4<0>;
L_0x1925b50 .delay 1 (5000,5000,5000) L_0x1925b50/d;
L_0x1926590/d .functor NOT 1, L_0x1912800, C4<0>, C4<0>, C4<0>;
L_0x1926590 .delay 1 (5000,5000,5000) L_0x1926590/d;
L_0x18c7180/d .functor NOT 1, L_0x1928170, C4<0>, C4<0>, C4<0>;
L_0x18c7180 .delay 1 (5000,5000,5000) L_0x18c7180/d;
L_0x1926740/d .functor NOT 1, L_0x1928210, C4<0>, C4<0>, C4<0>;
L_0x1926740 .delay 1 (5000,5000,5000) L_0x1926740/d;
L_0x19268f0/d .functor AND 1, L_0x1925ed0, L_0x1926590, L_0x18c7180, L_0x1926740;
L_0x19268f0 .delay 1 (5000,5000,5000) L_0x19268f0/d;
L_0x1926aa0/d .functor AND 1, L_0x1925ed0, L_0x1912800, L_0x18c7180, L_0x1926740;
L_0x1926aa0 .delay 1 (5000,5000,5000) L_0x1926aa0/d;
L_0x1926cb0/d .functor AND 1, L_0x1925b50, L_0x1926590, L_0x1928170, L_0x1926740;
L_0x1926cb0 .delay 1 (5000,5000,5000) L_0x1926cb0/d;
L_0x1926e90/d .functor AND 1, L_0x1925ed0, L_0x1912800, L_0x1928170, L_0x1926740;
L_0x1926e90 .delay 1 (5000,5000,5000) L_0x1926e90/d;
L_0x1927060/d .functor AND 1, L_0x1924fd0, L_0x1926590, L_0x18c7180, L_0x1928210;
L_0x1927060 .delay 1 (5000,5000,5000) L_0x1927060/d;
L_0x1927240/d .functor AND 1, L_0x190fcb0, L_0x1912800, L_0x18c7180, L_0x1928210;
L_0x1927240 .delay 1 (5000,5000,5000) L_0x1927240/d;
L_0x1926ff0/d .functor AND 1, L_0x1925a90, L_0x1926590, L_0x1928170, L_0x1928210;
L_0x1926ff0 .delay 1 (5000,5000,5000) L_0x1926ff0/d;
L_0x19275d0/d .functor AND 1, L_0x19258a0, L_0x1912800, L_0x1928170, L_0x1928210;
L_0x19275d0 .delay 1 (5000,5000,5000) L_0x19275d0/d;
L_0x1927770/0/0 .functor OR 1, L_0x19268f0, L_0x1926aa0, L_0x1926cb0, L_0x1927060;
L_0x1927770/0/4 .functor OR 1, L_0x1927240, L_0x1926ff0, L_0x19275d0, L_0x1926e90;
L_0x1927770/d .functor OR 1, L_0x1927770/0/0, L_0x1927770/0/4, C4<0>, C4<0>;
L_0x1927770 .delay 1 (5000,5000,5000) L_0x1927770/d;
v0x18c6ae0_0 .net "a", 0 0, L_0x1927b60;  1 drivers
v0x18c6ba0_0 .net "addSub", 0 0, L_0x1925ed0;  1 drivers
v0x18c6c70_0 .net "andRes", 0 0, L_0x1924fd0;  1 drivers
v0x18c6d40_0 .net "b", 0 0, L_0x1927cc0;  1 drivers
v0x18c6e10_0 .net "carryIn", 0 0, L_0x19255c0;  1 drivers
v0x18c6eb0_0 .net "carryOut", 0 0, L_0x1926390;  1 drivers
v0x18c6f80_0 .net "initialResult", 0 0, L_0x1927770;  1 drivers
v0x18c7020_0 .net "isAdd", 0 0, L_0x19268f0;  1 drivers
v0x18c70c0_0 .net "isAnd", 0 0, L_0x1927060;  1 drivers
v0x18c71f0_0 .net "isNand", 0 0, L_0x1927240;  1 drivers
v0x18c7290_0 .net "isNor", 0 0, L_0x1926ff0;  1 drivers
v0x18c7330_0 .net "isOr", 0 0, L_0x19275d0;  1 drivers
v0x18c73f0_0 .net "isSLT", 0 0, L_0x1926e90;  1 drivers
v0x18c74b0_0 .net "isSub", 0 0, L_0x1926aa0;  1 drivers
v0x18c7570_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c7610_0 .net "isXor", 0 0, L_0x1926cb0;  1 drivers
v0x18c76d0_0 .net "nandRes", 0 0, L_0x190fcb0;  1 drivers
v0x18c7880_0 .net "norRes", 0 0, L_0x1925a90;  1 drivers
v0x18c7920_0 .net "orRes", 0 0, L_0x19258a0;  1 drivers
v0x18c79c0_0 .net "s0", 0 0, L_0x1912800;  1 drivers
v0x18c7a60_0 .net "s0inv", 0 0, L_0x1926590;  1 drivers
v0x18c7b20_0 .net "s1", 0 0, L_0x1928170;  1 drivers
v0x18c7be0_0 .net "s1inv", 0 0, L_0x18c7180;  1 drivers
v0x18c7ca0_0 .net "s2", 0 0, L_0x1928210;  1 drivers
v0x18c7d60_0 .net "s2inv", 0 0, L_0x1926740;  1 drivers
v0x18c7e20_0 .net "xorRes", 0 0, L_0x1925b50;  1 drivers
S_0x18c5ee0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18c5be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1925cb0/d .functor XOR 1, L_0x1927cc0, L_0x1955630, C4<0>, C4<0>;
L_0x1925cb0 .delay 1 (5000,5000,5000) L_0x1925cb0/d;
L_0x1925d70/d .functor XOR 1, L_0x1927b60, L_0x1925cb0, C4<0>, C4<0>;
L_0x1925d70 .delay 1 (5000,5000,5000) L_0x1925d70/d;
L_0x1925ed0/d .functor XOR 1, L_0x1925d70, L_0x19255c0, C4<0>, C4<0>;
L_0x1925ed0 .delay 1 (5000,5000,5000) L_0x1925ed0/d;
L_0x19260d0/d .functor AND 1, L_0x1927b60, L_0x1925cb0, C4<1>, C4<1>;
L_0x19260d0 .delay 1 (5000,5000,5000) L_0x19260d0/d;
L_0x1925910/d .functor AND 1, L_0x1925d70, L_0x19255c0, C4<1>, C4<1>;
L_0x1925910 .delay 1 (5000,5000,5000) L_0x1925910/d;
L_0x1926390/d .functor OR 1, L_0x19260d0, L_0x1925910, C4<0>, C4<0>;
L_0x1926390 .delay 1 (5000,5000,5000) L_0x1926390/d;
v0x18c6170_0 .net "AandB", 0 0, L_0x19260d0;  1 drivers
v0x18c6250_0 .net "BxorSub", 0 0, L_0x1925cb0;  1 drivers
v0x18c6310_0 .net "a", 0 0, L_0x1927b60;  alias, 1 drivers
v0x18c63e0_0 .net "b", 0 0, L_0x1927cc0;  alias, 1 drivers
v0x18c64a0_0 .net "carryin", 0 0, L_0x19255c0;  alias, 1 drivers
v0x18c65b0_0 .net "carryout", 0 0, L_0x1926390;  alias, 1 drivers
v0x18c6670_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c6710_0 .net "res", 0 0, L_0x1925ed0;  alias, 1 drivers
v0x18c67d0_0 .net "xAorB", 0 0, L_0x1925d70;  1 drivers
v0x18c6920_0 .net "xAorBandCin", 0 0, L_0x1925910;  1 drivers
S_0x18c8000 .scope generate, "genblk1[16]" "genblk1[16]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18b4b60 .param/l "i" 0 3 151, +C4<010000>;
S_0x18c8320 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18c8000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1927c00/d .functor AND 1, L_0x192a680, L_0x192a7e0, C4<1>, C4<1>;
L_0x1927c00 .delay 1 (5000,5000,5000) L_0x1927c00/d;
L_0x1927ec0/d .functor NAND 1, L_0x192a680, L_0x192a7e0, C4<1>, C4<1>;
L_0x1927ec0 .delay 1 (5000,5000,5000) L_0x1927ec0/d;
L_0x1928020/d .functor OR 1, L_0x192a680, L_0x192a7e0, C4<0>, C4<0>;
L_0x1928020 .delay 1 (5000,5000,5000) L_0x1928020/d;
L_0x1927430/d .functor NOR 1, L_0x192a680, L_0x192a7e0, C4<0>, C4<0>;
L_0x1927430 .delay 1 (5000,5000,5000) L_0x1927430/d;
L_0x1928650/d .functor XOR 1, L_0x192a680, L_0x192a7e0, C4<0>, C4<0>;
L_0x1928650 .delay 1 (5000,5000,5000) L_0x1928650/d;
L_0x19290b0/d .functor NOT 1, L_0x192aac0, C4<0>, C4<0>, C4<0>;
L_0x19290b0 .delay 1 (5000,5000,5000) L_0x19290b0/d;
L_0x18c9ab0/d .functor NOT 1, L_0x19282b0, C4<0>, C4<0>, C4<0>;
L_0x18c9ab0 .delay 1 (5000,5000,5000) L_0x18c9ab0/d;
L_0x1929260/d .functor NOT 1, L_0x1928350, C4<0>, C4<0>, C4<0>;
L_0x1929260 .delay 1 (5000,5000,5000) L_0x1929260/d;
L_0x1929410/d .functor AND 1, L_0x19289d0, L_0x19290b0, L_0x18c9ab0, L_0x1929260;
L_0x1929410 .delay 1 (5000,5000,5000) L_0x1929410/d;
L_0x19295c0/d .functor AND 1, L_0x19289d0, L_0x192aac0, L_0x18c9ab0, L_0x1929260;
L_0x19295c0 .delay 1 (5000,5000,5000) L_0x19295c0/d;
L_0x19297d0/d .functor AND 1, L_0x1928650, L_0x19290b0, L_0x19282b0, L_0x1929260;
L_0x19297d0 .delay 1 (5000,5000,5000) L_0x19297d0/d;
L_0x19299b0/d .functor AND 1, L_0x19289d0, L_0x192aac0, L_0x19282b0, L_0x1929260;
L_0x19299b0 .delay 1 (5000,5000,5000) L_0x19299b0/d;
L_0x1929b80/d .functor AND 1, L_0x1927c00, L_0x19290b0, L_0x18c9ab0, L_0x1928350;
L_0x1929b80 .delay 1 (5000,5000,5000) L_0x1929b80/d;
L_0x1929d60/d .functor AND 1, L_0x1927ec0, L_0x192aac0, L_0x18c9ab0, L_0x1928350;
L_0x1929d60 .delay 1 (5000,5000,5000) L_0x1929d60/d;
L_0x1929b10/d .functor AND 1, L_0x1927430, L_0x19290b0, L_0x19282b0, L_0x1928350;
L_0x1929b10 .delay 1 (5000,5000,5000) L_0x1929b10/d;
L_0x192a0f0/d .functor AND 1, L_0x1928020, L_0x192aac0, L_0x19282b0, L_0x1928350;
L_0x192a0f0 .delay 1 (5000,5000,5000) L_0x192a0f0/d;
L_0x192a290/0/0 .functor OR 1, L_0x1929410, L_0x19295c0, L_0x19297d0, L_0x1929b80;
L_0x192a290/0/4 .functor OR 1, L_0x1929d60, L_0x1929b10, L_0x192a0f0, L_0x19299b0;
L_0x192a290/d .functor OR 1, L_0x192a290/0/0, L_0x192a290/0/4, C4<0>, C4<0>;
L_0x192a290 .delay 1 (5000,5000,5000) L_0x192a290/d;
v0x18c93e0_0 .net "a", 0 0, L_0x192a680;  1 drivers
v0x18c94d0_0 .net "addSub", 0 0, L_0x19289d0;  1 drivers
v0x18c95a0_0 .net "andRes", 0 0, L_0x1927c00;  1 drivers
v0x18c9670_0 .net "b", 0 0, L_0x192a7e0;  1 drivers
v0x18c9740_0 .net "carryIn", 0 0, L_0x192a990;  1 drivers
v0x18c97e0_0 .net "carryOut", 0 0, L_0x1928eb0;  1 drivers
v0x18c98b0_0 .net "initialResult", 0 0, L_0x192a290;  1 drivers
v0x18c9950_0 .net "isAdd", 0 0, L_0x1929410;  1 drivers
v0x18c99f0_0 .net "isAnd", 0 0, L_0x1929b80;  1 drivers
v0x18c9b20_0 .net "isNand", 0 0, L_0x1929d60;  1 drivers
v0x18c9bc0_0 .net "isNor", 0 0, L_0x1929b10;  1 drivers
v0x18c9c60_0 .net "isOr", 0 0, L_0x192a0f0;  1 drivers
v0x18c9d20_0 .net "isSLT", 0 0, L_0x19299b0;  1 drivers
v0x18c9de0_0 .net "isSub", 0 0, L_0x19295c0;  1 drivers
v0x18c9ea0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18c9f40_0 .net "isXor", 0 0, L_0x19297d0;  1 drivers
v0x18ca000_0 .net "nandRes", 0 0, L_0x1927ec0;  1 drivers
v0x18ca1b0_0 .net "norRes", 0 0, L_0x1927430;  1 drivers
v0x18ca250_0 .net "orRes", 0 0, L_0x1928020;  1 drivers
v0x18ca2f0_0 .net "s0", 0 0, L_0x192aac0;  1 drivers
v0x18ca390_0 .net "s0inv", 0 0, L_0x19290b0;  1 drivers
v0x18ca450_0 .net "s1", 0 0, L_0x19282b0;  1 drivers
v0x18ca510_0 .net "s1inv", 0 0, L_0x18c9ab0;  1 drivers
v0x18ca5d0_0 .net "s2", 0 0, L_0x1928350;  1 drivers
v0x18ca690_0 .net "s2inv", 0 0, L_0x1929260;  1 drivers
v0x18ca750_0 .net "xorRes", 0 0, L_0x1928650;  1 drivers
S_0x18c8620 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18c8320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19287b0/d .functor XOR 1, L_0x192a7e0, L_0x1955630, C4<0>, C4<0>;
L_0x19287b0 .delay 1 (5000,5000,5000) L_0x19287b0/d;
L_0x1928870/d .functor XOR 1, L_0x192a680, L_0x19287b0, C4<0>, C4<0>;
L_0x1928870 .delay 1 (5000,5000,5000) L_0x1928870/d;
L_0x19289d0/d .functor XOR 1, L_0x1928870, L_0x192a990, C4<0>, C4<0>;
L_0x19289d0 .delay 1 (5000,5000,5000) L_0x19289d0/d;
L_0x1928bd0/d .functor AND 1, L_0x192a680, L_0x19287b0, C4<1>, C4<1>;
L_0x1928bd0 .delay 1 (5000,5000,5000) L_0x1928bd0/d;
L_0x1928e40/d .functor AND 1, L_0x1928870, L_0x192a990, C4<1>, C4<1>;
L_0x1928e40 .delay 1 (5000,5000,5000) L_0x1928e40/d;
L_0x1928eb0/d .functor OR 1, L_0x1928bd0, L_0x1928e40, C4<0>, C4<0>;
L_0x1928eb0 .delay 1 (5000,5000,5000) L_0x1928eb0/d;
v0x18c8890_0 .net "AandB", 0 0, L_0x1928bd0;  1 drivers
v0x18c8970_0 .net "BxorSub", 0 0, L_0x19287b0;  1 drivers
v0x18c8a30_0 .net "a", 0 0, L_0x192a680;  alias, 1 drivers
v0x18c8b00_0 .net "b", 0 0, L_0x192a7e0;  alias, 1 drivers
v0x18c8bc0_0 .net "carryin", 0 0, L_0x192a990;  alias, 1 drivers
v0x18c8cd0_0 .net "carryout", 0 0, L_0x1928eb0;  alias, 1 drivers
v0x18c8d90_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18b5790_0 .net "res", 0 0, L_0x19289d0;  alias, 1 drivers
v0x18b5850_0 .net "xAorB", 0 0, L_0x1928870;  1 drivers
v0x18c9240_0 .net "xAorBandCin", 0 0, L_0x1928e40;  1 drivers
S_0x18ca930 .scope generate, "genblk1[17]" "genblk1[17]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18caaf0 .param/l "i" 0 3 151, +C4<010001>;
S_0x18cabb0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18ca930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x192a720/d .functor AND 1, L_0x192d0c0, L_0x192d220, C4<1>, C4<1>;
L_0x192a720 .delay 1 (5000,5000,5000) L_0x192a720/d;
L_0x1928490/d .functor NAND 1, L_0x192d0c0, L_0x192d220, C4<1>, C4<1>;
L_0x1928490 .delay 1 (5000,5000,5000) L_0x1928490/d;
L_0x1929f50/d .functor OR 1, L_0x192d0c0, L_0x192d220, C4<0>, C4<0>;
L_0x1929f50 .delay 1 (5000,5000,5000) L_0x1929f50/d;
L_0x192af80/d .functor NOR 1, L_0x192d0c0, L_0x192d220, C4<0>, C4<0>;
L_0x192af80 .delay 1 (5000,5000,5000) L_0x192af80/d;
L_0x192b040/d .functor XOR 1, L_0x192d0c0, L_0x192d220, C4<0>, C4<0>;
L_0x192b040 .delay 1 (5000,5000,5000) L_0x192b040/d;
L_0x192ba80/d .functor NOT 1, L_0x192ac00, C4<0>, C4<0>, C4<0>;
L_0x192ba80 .delay 1 (5000,5000,5000) L_0x192ba80/d;
L_0x192bbe0/d .functor NOT 1, L_0x192aca0, C4<0>, C4<0>, C4<0>;
L_0x192bbe0 .delay 1 (5000,5000,5000) L_0x192bbe0/d;
L_0x192bca0/d .functor NOT 1, L_0x192ad40, C4<0>, C4<0>, C4<0>;
L_0x192bca0 .delay 1 (5000,5000,5000) L_0x192bca0/d;
L_0x192be50/d .functor AND 1, L_0x192b3c0, L_0x192ba80, L_0x192bbe0, L_0x192bca0;
L_0x192be50 .delay 1 (5000,5000,5000) L_0x192be50/d;
L_0x192c000/d .functor AND 1, L_0x192b3c0, L_0x192ac00, L_0x192bbe0, L_0x192bca0;
L_0x192c000 .delay 1 (5000,5000,5000) L_0x192c000/d;
L_0x192c210/d .functor AND 1, L_0x192b040, L_0x192ba80, L_0x192aca0, L_0x192bca0;
L_0x192c210 .delay 1 (5000,5000,5000) L_0x192c210/d;
L_0x192c3f0/d .functor AND 1, L_0x192b3c0, L_0x192ac00, L_0x192aca0, L_0x192bca0;
L_0x192c3f0 .delay 1 (5000,5000,5000) L_0x192c3f0/d;
L_0x192c5c0/d .functor AND 1, L_0x192a720, L_0x192ba80, L_0x192bbe0, L_0x192ad40;
L_0x192c5c0 .delay 1 (5000,5000,5000) L_0x192c5c0/d;
L_0x192c7a0/d .functor AND 1, L_0x1928490, L_0x192ac00, L_0x192bbe0, L_0x192ad40;
L_0x192c7a0 .delay 1 (5000,5000,5000) L_0x192c7a0/d;
L_0x192c550/d .functor AND 1, L_0x192af80, L_0x192ba80, L_0x192aca0, L_0x192ad40;
L_0x192c550 .delay 1 (5000,5000,5000) L_0x192c550/d;
L_0x192cb30/d .functor AND 1, L_0x1929f50, L_0x192ac00, L_0x192aca0, L_0x192ad40;
L_0x192cb30 .delay 1 (5000,5000,5000) L_0x192cb30/d;
L_0x192ccd0/0/0 .functor OR 1, L_0x192be50, L_0x192c000, L_0x192c210, L_0x192c5c0;
L_0x192ccd0/0/4 .functor OR 1, L_0x192c7a0, L_0x192c550, L_0x192cb30, L_0x192c3f0;
L_0x192ccd0/d .functor OR 1, L_0x192ccd0/0/0, L_0x192ccd0/0/4, C4<0>, C4<0>;
L_0x192ccd0 .delay 1 (5000,5000,5000) L_0x192ccd0/d;
v0x18cbab0_0 .net "a", 0 0, L_0x192d0c0;  1 drivers
v0x18cbb70_0 .net "addSub", 0 0, L_0x192b3c0;  1 drivers
v0x18cbc40_0 .net "andRes", 0 0, L_0x192a720;  1 drivers
v0x18cbd10_0 .net "b", 0 0, L_0x192d220;  1 drivers
v0x18cbde0_0 .net "carryIn", 0 0, L_0x192ab60;  1 drivers
v0x18cbe80_0 .net "carryOut", 0 0, L_0x192b880;  1 drivers
v0x18cbf50_0 .net "initialResult", 0 0, L_0x192ccd0;  1 drivers
v0x18cbff0_0 .net "isAdd", 0 0, L_0x192be50;  1 drivers
v0x18cc090_0 .net "isAnd", 0 0, L_0x192c5c0;  1 drivers
v0x18cc1c0_0 .net "isNand", 0 0, L_0x192c7a0;  1 drivers
v0x18cc260_0 .net "isNor", 0 0, L_0x192c550;  1 drivers
v0x18cc300_0 .net "isOr", 0 0, L_0x192cb30;  1 drivers
v0x18cc3c0_0 .net "isSLT", 0 0, L_0x192c3f0;  1 drivers
v0x18cc480_0 .net "isSub", 0 0, L_0x192c000;  1 drivers
v0x18cc540_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18cc5e0_0 .net "isXor", 0 0, L_0x192c210;  1 drivers
v0x18cc6a0_0 .net "nandRes", 0 0, L_0x1928490;  1 drivers
v0x18cc850_0 .net "norRes", 0 0, L_0x192af80;  1 drivers
v0x18cc8f0_0 .net "orRes", 0 0, L_0x1929f50;  1 drivers
v0x18cc990_0 .net "s0", 0 0, L_0x192ac00;  1 drivers
v0x18cca30_0 .net "s0inv", 0 0, L_0x192ba80;  1 drivers
v0x18ccaf0_0 .net "s1", 0 0, L_0x192aca0;  1 drivers
v0x18ccbb0_0 .net "s1inv", 0 0, L_0x192bbe0;  1 drivers
v0x18ccc70_0 .net "s2", 0 0, L_0x192ad40;  1 drivers
v0x18ccd30_0 .net "s2inv", 0 0, L_0x192bca0;  1 drivers
v0x18ccdf0_0 .net "xorRes", 0 0, L_0x192b040;  1 drivers
S_0x18caeb0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18cabb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x192b1a0/d .functor XOR 1, L_0x192d220, L_0x1955630, C4<0>, C4<0>;
L_0x192b1a0 .delay 1 (5000,5000,5000) L_0x192b1a0/d;
L_0x192b210/d .functor XOR 1, L_0x192d0c0, L_0x192b1a0, C4<0>, C4<0>;
L_0x192b210 .delay 1 (5000,5000,5000) L_0x192b210/d;
L_0x192b3c0/d .functor XOR 1, L_0x192b210, L_0x192ab60, C4<0>, C4<0>;
L_0x192b3c0 .delay 1 (5000,5000,5000) L_0x192b3c0/d;
L_0x192b5c0/d .functor AND 1, L_0x192d0c0, L_0x192b1a0, C4<1>, C4<1>;
L_0x192b5c0 .delay 1 (5000,5000,5000) L_0x192b5c0/d;
L_0x19285a0/d .functor AND 1, L_0x192b210, L_0x192ab60, C4<1>, C4<1>;
L_0x19285a0 .delay 1 (5000,5000,5000) L_0x19285a0/d;
L_0x192b880/d .functor OR 1, L_0x192b5c0, L_0x19285a0, C4<0>, C4<0>;
L_0x192b880 .delay 1 (5000,5000,5000) L_0x192b880/d;
v0x18cb140_0 .net "AandB", 0 0, L_0x192b5c0;  1 drivers
v0x18cb220_0 .net "BxorSub", 0 0, L_0x192b1a0;  1 drivers
v0x18cb2e0_0 .net "a", 0 0, L_0x192d0c0;  alias, 1 drivers
v0x18cb3b0_0 .net "b", 0 0, L_0x192d220;  alias, 1 drivers
v0x18cb470_0 .net "carryin", 0 0, L_0x192ab60;  alias, 1 drivers
v0x18cb580_0 .net "carryout", 0 0, L_0x192b880;  alias, 1 drivers
v0x18cb640_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18cb6e0_0 .net "res", 0 0, L_0x192b3c0;  alias, 1 drivers
v0x18cb7a0_0 .net "xAorB", 0 0, L_0x192b210;  1 drivers
v0x18cb8f0_0 .net "xAorBandCin", 0 0, L_0x19285a0;  1 drivers
S_0x18ccfd0 .scope generate, "genblk1[18]" "genblk1[18]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18cd190 .param/l "i" 0 3 151, +C4<010010>;
S_0x18cd250 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18ccfd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x192d160/d .functor AND 1, L_0x192fb20, L_0x192fc80, C4<1>, C4<1>;
L_0x192d160 .delay 1 (5000,5000,5000) L_0x192d160/d;
L_0x192d740/d .functor NAND 1, L_0x192fb20, L_0x192fc80, C4<1>, C4<1>;
L_0x192d740 .delay 1 (5000,5000,5000) L_0x192d740/d;
L_0x192c990/d .functor OR 1, L_0x192fb20, L_0x192fc80, C4<0>, C4<0>;
L_0x192c990 .delay 1 (5000,5000,5000) L_0x192c990/d;
L_0x192d9c0/d .functor NOR 1, L_0x192fb20, L_0x192fc80, C4<0>, C4<0>;
L_0x192d9c0 .delay 1 (5000,5000,5000) L_0x192d9c0/d;
L_0x192da80/d .functor XOR 1, L_0x192fb20, L_0x192fc80, C4<0>, C4<0>;
L_0x192da80 .delay 1 (5000,5000,5000) L_0x192da80/d;
L_0x192e4e0/d .functor NOT 1, L_0x192d460, C4<0>, C4<0>, C4<0>;
L_0x192e4e0 .delay 1 (5000,5000,5000) L_0x192e4e0/d;
L_0x192e640/d .functor NOT 1, L_0x192d500, C4<0>, C4<0>, C4<0>;
L_0x192e640 .delay 1 (5000,5000,5000) L_0x192e640/d;
L_0x192e700/d .functor NOT 1, L_0x192d5a0, C4<0>, C4<0>, C4<0>;
L_0x192e700 .delay 1 (5000,5000,5000) L_0x192e700/d;
L_0x192e8b0/d .functor AND 1, L_0x192de00, L_0x192e4e0, L_0x192e640, L_0x192e700;
L_0x192e8b0 .delay 1 (5000,5000,5000) L_0x192e8b0/d;
L_0x192ea60/d .functor AND 1, L_0x192de00, L_0x192d460, L_0x192e640, L_0x192e700;
L_0x192ea60 .delay 1 (5000,5000,5000) L_0x192ea60/d;
L_0x192ec70/d .functor AND 1, L_0x192da80, L_0x192e4e0, L_0x192d500, L_0x192e700;
L_0x192ec70 .delay 1 (5000,5000,5000) L_0x192ec70/d;
L_0x192ee50/d .functor AND 1, L_0x192de00, L_0x192d460, L_0x192d500, L_0x192e700;
L_0x192ee50 .delay 1 (5000,5000,5000) L_0x192ee50/d;
L_0x192f020/d .functor AND 1, L_0x192d160, L_0x192e4e0, L_0x192e640, L_0x192d5a0;
L_0x192f020 .delay 1 (5000,5000,5000) L_0x192f020/d;
L_0x192f200/d .functor AND 1, L_0x192d740, L_0x192d460, L_0x192e640, L_0x192d5a0;
L_0x192f200 .delay 1 (5000,5000,5000) L_0x192f200/d;
L_0x192efb0/d .functor AND 1, L_0x192d9c0, L_0x192e4e0, L_0x192d500, L_0x192d5a0;
L_0x192efb0 .delay 1 (5000,5000,5000) L_0x192efb0/d;
L_0x192f590/d .functor AND 1, L_0x192c990, L_0x192d460, L_0x192d500, L_0x192d5a0;
L_0x192f590 .delay 1 (5000,5000,5000) L_0x192f590/d;
L_0x192f730/0/0 .functor OR 1, L_0x192e8b0, L_0x192ea60, L_0x192ec70, L_0x192f020;
L_0x192f730/0/4 .functor OR 1, L_0x192f200, L_0x192efb0, L_0x192f590, L_0x192ee50;
L_0x192f730/d .functor OR 1, L_0x192f730/0/0, L_0x192f730/0/4, C4<0>, C4<0>;
L_0x192f730 .delay 1 (5000,5000,5000) L_0x192f730/d;
v0x18ce150_0 .net "a", 0 0, L_0x192fb20;  1 drivers
v0x18ce210_0 .net "addSub", 0 0, L_0x192de00;  1 drivers
v0x18ce2e0_0 .net "andRes", 0 0, L_0x192d160;  1 drivers
v0x18ce3b0_0 .net "b", 0 0, L_0x192fc80;  1 drivers
v0x18ce480_0 .net "carryIn", 0 0, L_0x192d8f0;  1 drivers
v0x18ce520_0 .net "carryOut", 0 0, L_0x192e2e0;  1 drivers
v0x18ce5f0_0 .net "initialResult", 0 0, L_0x192f730;  1 drivers
v0x18ce690_0 .net "isAdd", 0 0, L_0x192e8b0;  1 drivers
v0x18ce730_0 .net "isAnd", 0 0, L_0x192f020;  1 drivers
v0x18ce860_0 .net "isNand", 0 0, L_0x192f200;  1 drivers
v0x18ce900_0 .net "isNor", 0 0, L_0x192efb0;  1 drivers
v0x18ce9a0_0 .net "isOr", 0 0, L_0x192f590;  1 drivers
v0x18cea60_0 .net "isSLT", 0 0, L_0x192ee50;  1 drivers
v0x18ceb20_0 .net "isSub", 0 0, L_0x192ea60;  1 drivers
v0x18cebe0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18cec80_0 .net "isXor", 0 0, L_0x192ec70;  1 drivers
v0x18ced40_0 .net "nandRes", 0 0, L_0x192d740;  1 drivers
v0x18ceef0_0 .net "norRes", 0 0, L_0x192d9c0;  1 drivers
v0x18cef90_0 .net "orRes", 0 0, L_0x192c990;  1 drivers
v0x18cf030_0 .net "s0", 0 0, L_0x192d460;  1 drivers
v0x18cf0d0_0 .net "s0inv", 0 0, L_0x192e4e0;  1 drivers
v0x18cf190_0 .net "s1", 0 0, L_0x192d500;  1 drivers
v0x18cf250_0 .net "s1inv", 0 0, L_0x192e640;  1 drivers
v0x18cf310_0 .net "s2", 0 0, L_0x192d5a0;  1 drivers
v0x18cf3d0_0 .net "s2inv", 0 0, L_0x192e700;  1 drivers
v0x18cf490_0 .net "xorRes", 0 0, L_0x192da80;  1 drivers
S_0x18cd550 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18cd250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x192dbe0/d .functor XOR 1, L_0x192fc80, L_0x1955630, C4<0>, C4<0>;
L_0x192dbe0 .delay 1 (5000,5000,5000) L_0x192dbe0/d;
L_0x192dc50/d .functor XOR 1, L_0x192fb20, L_0x192dbe0, C4<0>, C4<0>;
L_0x192dc50 .delay 1 (5000,5000,5000) L_0x192dc50/d;
L_0x192de00/d .functor XOR 1, L_0x192dc50, L_0x192d8f0, C4<0>, C4<0>;
L_0x192de00 .delay 1 (5000,5000,5000) L_0x192de00/d;
L_0x192e000/d .functor AND 1, L_0x192fb20, L_0x192dbe0, C4<1>, C4<1>;
L_0x192e000 .delay 1 (5000,5000,5000) L_0x192e000/d;
L_0x192e270/d .functor AND 1, L_0x192dc50, L_0x192d8f0, C4<1>, C4<1>;
L_0x192e270 .delay 1 (5000,5000,5000) L_0x192e270/d;
L_0x192e2e0/d .functor OR 1, L_0x192e000, L_0x192e270, C4<0>, C4<0>;
L_0x192e2e0 .delay 1 (5000,5000,5000) L_0x192e2e0/d;
v0x18cd7e0_0 .net "AandB", 0 0, L_0x192e000;  1 drivers
v0x18cd8c0_0 .net "BxorSub", 0 0, L_0x192dbe0;  1 drivers
v0x18cd980_0 .net "a", 0 0, L_0x192fb20;  alias, 1 drivers
v0x18cda50_0 .net "b", 0 0, L_0x192fc80;  alias, 1 drivers
v0x18cdb10_0 .net "carryin", 0 0, L_0x192d8f0;  alias, 1 drivers
v0x18cdc20_0 .net "carryout", 0 0, L_0x192e2e0;  alias, 1 drivers
v0x18cdce0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18cdd80_0 .net "res", 0 0, L_0x192de00;  alias, 1 drivers
v0x18cde40_0 .net "xAorB", 0 0, L_0x192dc50;  1 drivers
v0x18cdf90_0 .net "xAorBandCin", 0 0, L_0x192e270;  1 drivers
S_0x18cf670 .scope generate, "genblk1[19]" "genblk1[19]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18cf830 .param/l "i" 0 3 151, +C4<010011>;
S_0x18cf8f0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18cf670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x192fbc0/d .functor AND 1, L_0x1932530, L_0x1932690, C4<1>, C4<1>;
L_0x192fbc0 .delay 1 (5000,5000,5000) L_0x192fbc0/d;
L_0x192f3f0/d .functor NAND 1, L_0x1932530, L_0x1932690, C4<1>, C4<1>;
L_0x192f3f0 .delay 1 (5000,5000,5000) L_0x192f3f0/d;
L_0x1930220/d .functor OR 1, L_0x1932530, L_0x1932690, C4<0>, C4<0>;
L_0x1930220 .delay 1 (5000,5000,5000) L_0x1930220/d;
L_0x1930410/d .functor NOR 1, L_0x1932530, L_0x1932690, C4<0>, C4<0>;
L_0x1930410 .delay 1 (5000,5000,5000) L_0x1930410/d;
L_0x19304d0/d .functor XOR 1, L_0x1932530, L_0x1932690, C4<0>, C4<0>;
L_0x19304d0 .delay 1 (5000,5000,5000) L_0x19304d0/d;
L_0x1930f60/d .functor NOT 1, L_0x192fed0, C4<0>, C4<0>, C4<0>;
L_0x1930f60 .delay 1 (5000,5000,5000) L_0x1930f60/d;
L_0x18d0e90/d .functor NOT 1, L_0x192ff70, C4<0>, C4<0>, C4<0>;
L_0x18d0e90 .delay 1 (5000,5000,5000) L_0x18d0e90/d;
L_0x1931110/d .functor NOT 1, L_0x1930010, C4<0>, C4<0>, C4<0>;
L_0x1931110 .delay 1 (5000,5000,5000) L_0x1931110/d;
L_0x19312c0/d .functor AND 1, L_0x19308a0, L_0x1930f60, L_0x18d0e90, L_0x1931110;
L_0x19312c0 .delay 1 (5000,5000,5000) L_0x19312c0/d;
L_0x1931470/d .functor AND 1, L_0x19308a0, L_0x192fed0, L_0x18d0e90, L_0x1931110;
L_0x1931470 .delay 1 (5000,5000,5000) L_0x1931470/d;
L_0x1931680/d .functor AND 1, L_0x19304d0, L_0x1930f60, L_0x192ff70, L_0x1931110;
L_0x1931680 .delay 1 (5000,5000,5000) L_0x1931680/d;
L_0x1931860/d .functor AND 1, L_0x19308a0, L_0x192fed0, L_0x192ff70, L_0x1931110;
L_0x1931860 .delay 1 (5000,5000,5000) L_0x1931860/d;
L_0x1931a30/d .functor AND 1, L_0x192fbc0, L_0x1930f60, L_0x18d0e90, L_0x1930010;
L_0x1931a30 .delay 1 (5000,5000,5000) L_0x1931a30/d;
L_0x1931c10/d .functor AND 1, L_0x192f3f0, L_0x192fed0, L_0x18d0e90, L_0x1930010;
L_0x1931c10 .delay 1 (5000,5000,5000) L_0x1931c10/d;
L_0x19319c0/d .functor AND 1, L_0x1930410, L_0x1930f60, L_0x192ff70, L_0x1930010;
L_0x19319c0 .delay 1 (5000,5000,5000) L_0x19319c0/d;
L_0x1931fa0/d .functor AND 1, L_0x1930220, L_0x192fed0, L_0x192ff70, L_0x1930010;
L_0x1931fa0 .delay 1 (5000,5000,5000) L_0x1931fa0/d;
L_0x1932140/0/0 .functor OR 1, L_0x19312c0, L_0x1931470, L_0x1931680, L_0x1931a30;
L_0x1932140/0/4 .functor OR 1, L_0x1931c10, L_0x19319c0, L_0x1931fa0, L_0x1931860;
L_0x1932140/d .functor OR 1, L_0x1932140/0/0, L_0x1932140/0/4, C4<0>, C4<0>;
L_0x1932140 .delay 1 (5000,5000,5000) L_0x1932140/d;
v0x18d07f0_0 .net "a", 0 0, L_0x1932530;  1 drivers
v0x18d08b0_0 .net "addSub", 0 0, L_0x19308a0;  1 drivers
v0x18d0980_0 .net "andRes", 0 0, L_0x192fbc0;  1 drivers
v0x18d0a50_0 .net "b", 0 0, L_0x1932690;  1 drivers
v0x18d0b20_0 .net "carryIn", 0 0, L_0x192fe30;  1 drivers
v0x18d0bc0_0 .net "carryOut", 0 0, L_0x1930d60;  1 drivers
v0x18d0c90_0 .net "initialResult", 0 0, L_0x1932140;  1 drivers
v0x18d0d30_0 .net "isAdd", 0 0, L_0x19312c0;  1 drivers
v0x18d0dd0_0 .net "isAnd", 0 0, L_0x1931a30;  1 drivers
v0x18d0f00_0 .net "isNand", 0 0, L_0x1931c10;  1 drivers
v0x18d0fa0_0 .net "isNor", 0 0, L_0x19319c0;  1 drivers
v0x18d1040_0 .net "isOr", 0 0, L_0x1931fa0;  1 drivers
v0x18d1100_0 .net "isSLT", 0 0, L_0x1931860;  1 drivers
v0x18d11c0_0 .net "isSub", 0 0, L_0x1931470;  1 drivers
v0x18d1280_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d1320_0 .net "isXor", 0 0, L_0x1931680;  1 drivers
v0x18d13e0_0 .net "nandRes", 0 0, L_0x192f3f0;  1 drivers
v0x18d1590_0 .net "norRes", 0 0, L_0x1930410;  1 drivers
v0x18d1630_0 .net "orRes", 0 0, L_0x1930220;  1 drivers
v0x18d16d0_0 .net "s0", 0 0, L_0x192fed0;  1 drivers
v0x18d1770_0 .net "s0inv", 0 0, L_0x1930f60;  1 drivers
v0x18d1830_0 .net "s1", 0 0, L_0x192ff70;  1 drivers
v0x18d18f0_0 .net "s1inv", 0 0, L_0x18d0e90;  1 drivers
v0x18d19b0_0 .net "s2", 0 0, L_0x1930010;  1 drivers
v0x18d1a70_0 .net "s2inv", 0 0, L_0x1931110;  1 drivers
v0x18d1b30_0 .net "xorRes", 0 0, L_0x19304d0;  1 drivers
S_0x18cfbf0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18cf8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1930630/d .functor XOR 1, L_0x1932690, L_0x1955630, C4<0>, C4<0>;
L_0x1930630 .delay 1 (5000,5000,5000) L_0x1930630/d;
L_0x19306f0/d .functor XOR 1, L_0x1932530, L_0x1930630, C4<0>, C4<0>;
L_0x19306f0 .delay 1 (5000,5000,5000) L_0x19306f0/d;
L_0x19308a0/d .functor XOR 1, L_0x19306f0, L_0x192fe30, C4<0>, C4<0>;
L_0x19308a0 .delay 1 (5000,5000,5000) L_0x19308a0/d;
L_0x1930aa0/d .functor AND 1, L_0x1932530, L_0x1930630, C4<1>, C4<1>;
L_0x1930aa0 .delay 1 (5000,5000,5000) L_0x1930aa0/d;
L_0x1930290/d .functor AND 1, L_0x19306f0, L_0x192fe30, C4<1>, C4<1>;
L_0x1930290 .delay 1 (5000,5000,5000) L_0x1930290/d;
L_0x1930d60/d .functor OR 1, L_0x1930aa0, L_0x1930290, C4<0>, C4<0>;
L_0x1930d60 .delay 1 (5000,5000,5000) L_0x1930d60/d;
v0x18cfe80_0 .net "AandB", 0 0, L_0x1930aa0;  1 drivers
v0x18cff60_0 .net "BxorSub", 0 0, L_0x1930630;  1 drivers
v0x18d0020_0 .net "a", 0 0, L_0x1932530;  alias, 1 drivers
v0x18d00f0_0 .net "b", 0 0, L_0x1932690;  alias, 1 drivers
v0x18d01b0_0 .net "carryin", 0 0, L_0x192fe30;  alias, 1 drivers
v0x18d02c0_0 .net "carryout", 0 0, L_0x1930d60;  alias, 1 drivers
v0x18d0380_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d0420_0 .net "res", 0 0, L_0x19308a0;  alias, 1 drivers
v0x18d04e0_0 .net "xAorB", 0 0, L_0x19306f0;  1 drivers
v0x18d0630_0 .net "xAorBandCin", 0 0, L_0x1930290;  1 drivers
S_0x18d1d10 .scope generate, "genblk1[20]" "genblk1[20]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18d1ed0 .param/l "i" 0 3 151, +C4<010100>;
S_0x18d1f90 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18d1d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19325d0/d .functor AND 1, L_0x1935030, L_0x1935190, C4<1>, C4<1>;
L_0x19325d0 .delay 1 (5000,5000,5000) L_0x19325d0/d;
L_0x1931e00/d .functor NAND 1, L_0x1935030, L_0x1935190, C4<1>, C4<1>;
L_0x1931e00 .delay 1 (5000,5000,5000) L_0x1931e00/d;
L_0x1932c60/d .functor OR 1, L_0x1935030, L_0x1935190, C4<0>, C4<0>;
L_0x1932c60 .delay 1 (5000,5000,5000) L_0x1932c60/d;
L_0x1932e50/d .functor NOR 1, L_0x1935030, L_0x1935190, C4<0>, C4<0>;
L_0x1932e50 .delay 1 (5000,5000,5000) L_0x1932e50/d;
L_0x1932f10/d .functor XOR 1, L_0x1935030, L_0x1935190, C4<0>, C4<0>;
L_0x1932f10 .delay 1 (5000,5000,5000) L_0x1932f10/d;
L_0x19339a0/d .functor NOT 1, L_0x19328e0, C4<0>, C4<0>, C4<0>;
L_0x19339a0 .delay 1 (5000,5000,5000) L_0x19339a0/d;
L_0x1933b00/d .functor NOT 1, L_0x1932980, C4<0>, C4<0>, C4<0>;
L_0x1933b00 .delay 1 (5000,5000,5000) L_0x1933b00/d;
L_0x1933bc0/d .functor NOT 1, L_0x1932a20, C4<0>, C4<0>, C4<0>;
L_0x1933bc0 .delay 1 (5000,5000,5000) L_0x1933bc0/d;
L_0x1933d70/d .functor AND 1, L_0x19332e0, L_0x19339a0, L_0x1933b00, L_0x1933bc0;
L_0x1933d70 .delay 1 (5000,5000,5000) L_0x1933d70/d;
L_0x1933f20/d .functor AND 1, L_0x19332e0, L_0x19328e0, L_0x1933b00, L_0x1933bc0;
L_0x1933f20 .delay 1 (5000,5000,5000) L_0x1933f20/d;
L_0x1934130/d .functor AND 1, L_0x1932f10, L_0x19339a0, L_0x1932980, L_0x1933bc0;
L_0x1934130 .delay 1 (5000,5000,5000) L_0x1934130/d;
L_0x1934310/d .functor AND 1, L_0x19332e0, L_0x19328e0, L_0x1932980, L_0x1933bc0;
L_0x1934310 .delay 1 (5000,5000,5000) L_0x1934310/d;
L_0x19344e0/d .functor AND 1, L_0x19325d0, L_0x19339a0, L_0x1933b00, L_0x1932a20;
L_0x19344e0 .delay 1 (5000,5000,5000) L_0x19344e0/d;
L_0x19346c0/d .functor AND 1, L_0x1931e00, L_0x19328e0, L_0x1933b00, L_0x1932a20;
L_0x19346c0 .delay 1 (5000,5000,5000) L_0x19346c0/d;
L_0x1934470/d .functor AND 1, L_0x1932e50, L_0x19339a0, L_0x1932980, L_0x1932a20;
L_0x1934470 .delay 1 (5000,5000,5000) L_0x1934470/d;
L_0x1934aa0/d .functor AND 1, L_0x1932c60, L_0x19328e0, L_0x1932980, L_0x1932a20;
L_0x1934aa0 .delay 1 (5000,5000,5000) L_0x1934aa0/d;
L_0x1934c40/0/0 .functor OR 1, L_0x1933d70, L_0x1933f20, L_0x1934130, L_0x19344e0;
L_0x1934c40/0/4 .functor OR 1, L_0x19346c0, L_0x1934470, L_0x1934aa0, L_0x1934310;
L_0x1934c40/d .functor OR 1, L_0x1934c40/0/0, L_0x1934c40/0/4, C4<0>, C4<0>;
L_0x1934c40 .delay 1 (5000,5000,5000) L_0x1934c40/d;
v0x18d2e90_0 .net "a", 0 0, L_0x1935030;  1 drivers
v0x18d2f50_0 .net "addSub", 0 0, L_0x19332e0;  1 drivers
v0x18d3020_0 .net "andRes", 0 0, L_0x19325d0;  1 drivers
v0x18d30f0_0 .net "b", 0 0, L_0x1935190;  1 drivers
v0x18d31c0_0 .net "carryIn", 0 0, L_0x1932840;  1 drivers
v0x18d3260_0 .net "carryOut", 0 0, L_0x19337a0;  1 drivers
v0x18d3330_0 .net "initialResult", 0 0, L_0x1934c40;  1 drivers
v0x18d33d0_0 .net "isAdd", 0 0, L_0x1933d70;  1 drivers
v0x18d3470_0 .net "isAnd", 0 0, L_0x19344e0;  1 drivers
v0x18d35a0_0 .net "isNand", 0 0, L_0x19346c0;  1 drivers
v0x18d3640_0 .net "isNor", 0 0, L_0x1934470;  1 drivers
v0x18d36e0_0 .net "isOr", 0 0, L_0x1934aa0;  1 drivers
v0x18d37a0_0 .net "isSLT", 0 0, L_0x1934310;  1 drivers
v0x18d3860_0 .net "isSub", 0 0, L_0x1933f20;  1 drivers
v0x18d3920_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d39c0_0 .net "isXor", 0 0, L_0x1934130;  1 drivers
v0x18d3a80_0 .net "nandRes", 0 0, L_0x1931e00;  1 drivers
v0x18d3c30_0 .net "norRes", 0 0, L_0x1932e50;  1 drivers
v0x18d3cd0_0 .net "orRes", 0 0, L_0x1932c60;  1 drivers
v0x18d3d70_0 .net "s0", 0 0, L_0x19328e0;  1 drivers
v0x18d3e10_0 .net "s0inv", 0 0, L_0x19339a0;  1 drivers
v0x18d3ed0_0 .net "s1", 0 0, L_0x1932980;  1 drivers
v0x18d3f90_0 .net "s1inv", 0 0, L_0x1933b00;  1 drivers
v0x18d4050_0 .net "s2", 0 0, L_0x1932a20;  1 drivers
v0x18d4110_0 .net "s2inv", 0 0, L_0x1933bc0;  1 drivers
v0x18d41d0_0 .net "xorRes", 0 0, L_0x1932f10;  1 drivers
S_0x18d2290 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18d1f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1933070/d .functor XOR 1, L_0x1935190, L_0x1955630, C4<0>, C4<0>;
L_0x1933070 .delay 1 (5000,5000,5000) L_0x1933070/d;
L_0x1933130/d .functor XOR 1, L_0x1935030, L_0x1933070, C4<0>, C4<0>;
L_0x1933130 .delay 1 (5000,5000,5000) L_0x1933130/d;
L_0x19332e0/d .functor XOR 1, L_0x1933130, L_0x1932840, C4<0>, C4<0>;
L_0x19332e0 .delay 1 (5000,5000,5000) L_0x19332e0/d;
L_0x19334e0/d .functor AND 1, L_0x1935030, L_0x1933070, C4<1>, C4<1>;
L_0x19334e0 .delay 1 (5000,5000,5000) L_0x19334e0/d;
L_0x1932cd0/d .functor AND 1, L_0x1933130, L_0x1932840, C4<1>, C4<1>;
L_0x1932cd0 .delay 1 (5000,5000,5000) L_0x1932cd0/d;
L_0x19337a0/d .functor OR 1, L_0x19334e0, L_0x1932cd0, C4<0>, C4<0>;
L_0x19337a0 .delay 1 (5000,5000,5000) L_0x19337a0/d;
v0x18d2520_0 .net "AandB", 0 0, L_0x19334e0;  1 drivers
v0x18d2600_0 .net "BxorSub", 0 0, L_0x1933070;  1 drivers
v0x18d26c0_0 .net "a", 0 0, L_0x1935030;  alias, 1 drivers
v0x18d2790_0 .net "b", 0 0, L_0x1935190;  alias, 1 drivers
v0x18d2850_0 .net "carryin", 0 0, L_0x1932840;  alias, 1 drivers
v0x18d2960_0 .net "carryout", 0 0, L_0x19337a0;  alias, 1 drivers
v0x18d2a20_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d2ac0_0 .net "res", 0 0, L_0x19332e0;  alias, 1 drivers
v0x18d2b80_0 .net "xAorB", 0 0, L_0x1933130;  1 drivers
v0x18d2cd0_0 .net "xAorBandCin", 0 0, L_0x1932cd0;  1 drivers
S_0x18d43b0 .scope generate, "genblk1[21]" "genblk1[21]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18d4570 .param/l "i" 0 3 151, +C4<010101>;
S_0x18d4630 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18d43b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19350d0/d .functor AND 1, L_0x1937eb0, L_0x1938010, C4<1>, C4<1>;
L_0x19350d0 .delay 1 (5000,5000,5000) L_0x19350d0/d;
L_0x1932ac0/d .functor NAND 1, L_0x1937eb0, L_0x1938010, C4<1>, C4<1>;
L_0x1932ac0 .delay 1 (5000,5000,5000) L_0x1932ac0/d;
L_0x1932b80/d .functor OR 1, L_0x1937eb0, L_0x1938010, C4<0>, C4<0>;
L_0x1932b80 .delay 1 (5000,5000,5000) L_0x1932b80/d;
L_0x1935420/d .functor NOR 1, L_0x1937eb0, L_0x1938010, C4<0>, C4<0>;
L_0x1935420 .delay 1 (5000,5000,5000) L_0x1935420/d;
L_0x1935580/d .functor XOR 1, L_0x1937eb0, L_0x1938010, C4<0>, C4<0>;
L_0x1935580 .delay 1 (5000,5000,5000) L_0x1935580/d;
L_0x1936890/d .functor NOT 1, L_0x1938260, C4<0>, C4<0>, C4<0>;
L_0x1936890 .delay 1 (5000,5000,5000) L_0x1936890/d;
L_0x19369f0/d .functor NOT 1, L_0x191a990, C4<0>, C4<0>, C4<0>;
L_0x19369f0 .delay 1 (5000,5000,5000) L_0x19369f0/d;
L_0x1936ab0/d .functor NOT 1, L_0x191aa30, C4<0>, C4<0>, C4<0>;
L_0x1936ab0 .delay 1 (5000,5000,5000) L_0x1936ab0/d;
L_0x1936c60/d .functor AND 1, L_0x19361b0, L_0x1936890, L_0x19369f0, L_0x1936ab0;
L_0x1936c60 .delay 1 (5000,5000,5000) L_0x1936c60/d;
L_0x1936e10/d .functor AND 1, L_0x19361b0, L_0x1938260, L_0x19369f0, L_0x1936ab0;
L_0x1936e10 .delay 1 (5000,5000,5000) L_0x1936e10/d;
L_0x1936fc0/d .functor AND 1, L_0x1935580, L_0x1936890, L_0x191a990, L_0x1936ab0;
L_0x1936fc0 .delay 1 (5000,5000,5000) L_0x1936fc0/d;
L_0x19371b0/d .functor AND 1, L_0x19361b0, L_0x1938260, L_0x191a990, L_0x1936ab0;
L_0x19371b0 .delay 1 (5000,5000,5000) L_0x19371b0/d;
L_0x19372e0/d .functor AND 1, L_0x19350d0, L_0x1936890, L_0x19369f0, L_0x191aa30;
L_0x19372e0 .delay 1 (5000,5000,5000) L_0x19372e0/d;
L_0x1937540/d .functor AND 1, L_0x1932ac0, L_0x1938260, L_0x19369f0, L_0x191aa30;
L_0x1937540 .delay 1 (5000,5000,5000) L_0x1937540/d;
L_0x1937270/d .functor AND 1, L_0x1935420, L_0x1936890, L_0x191a990, L_0x191aa30;
L_0x1937270 .delay 1 (5000,5000,5000) L_0x1937270/d;
L_0x1937920/d .functor AND 1, L_0x1932b80, L_0x1938260, L_0x191a990, L_0x191aa30;
L_0x1937920 .delay 1 (5000,5000,5000) L_0x1937920/d;
L_0x1937ac0/0/0 .functor OR 1, L_0x1936c60, L_0x1936e10, L_0x1936fc0, L_0x19372e0;
L_0x1937ac0/0/4 .functor OR 1, L_0x1937540, L_0x1937270, L_0x1937920, L_0x19371b0;
L_0x1937ac0/d .functor OR 1, L_0x1937ac0/0/0, L_0x1937ac0/0/4, C4<0>, C4<0>;
L_0x1937ac0 .delay 1 (5000,5000,5000) L_0x1937ac0/d;
v0x18d5530_0 .net "a", 0 0, L_0x1937eb0;  1 drivers
v0x18d55f0_0 .net "addSub", 0 0, L_0x19361b0;  1 drivers
v0x18d56c0_0 .net "andRes", 0 0, L_0x19350d0;  1 drivers
v0x18d5790_0 .net "b", 0 0, L_0x1938010;  1 drivers
v0x18d5860_0 .net "carryIn", 0 0, L_0x19381c0;  1 drivers
v0x18d5900_0 .net "carryOut", 0 0, L_0x1936690;  1 drivers
v0x18d59d0_0 .net "initialResult", 0 0, L_0x1937ac0;  1 drivers
v0x18d5a70_0 .net "isAdd", 0 0, L_0x1936c60;  1 drivers
v0x18d5b10_0 .net "isAnd", 0 0, L_0x19372e0;  1 drivers
v0x18d5c40_0 .net "isNand", 0 0, L_0x1937540;  1 drivers
v0x18d5ce0_0 .net "isNor", 0 0, L_0x1937270;  1 drivers
v0x18d5d80_0 .net "isOr", 0 0, L_0x1937920;  1 drivers
v0x18d5e40_0 .net "isSLT", 0 0, L_0x19371b0;  1 drivers
v0x18d5f00_0 .net "isSub", 0 0, L_0x1936e10;  1 drivers
v0x18d5fc0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d6060_0 .net "isXor", 0 0, L_0x1936fc0;  1 drivers
v0x18d6120_0 .net "nandRes", 0 0, L_0x1932ac0;  1 drivers
v0x18d62d0_0 .net "norRes", 0 0, L_0x1935420;  1 drivers
v0x18d6370_0 .net "orRes", 0 0, L_0x1932b80;  1 drivers
v0x18d6410_0 .net "s0", 0 0, L_0x1938260;  1 drivers
v0x18d64b0_0 .net "s0inv", 0 0, L_0x1936890;  1 drivers
v0x18d6570_0 .net "s1", 0 0, L_0x191a990;  1 drivers
v0x18d6630_0 .net "s1inv", 0 0, L_0x19369f0;  1 drivers
v0x18d66f0_0 .net "s2", 0 0, L_0x191aa30;  1 drivers
v0x18d67b0_0 .net "s2inv", 0 0, L_0x1936ab0;  1 drivers
v0x18d6870_0 .net "xorRes", 0 0, L_0x1935580;  1 drivers
S_0x18d4930 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18d4630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1935f90/d .functor XOR 1, L_0x1938010, L_0x1955630, C4<0>, C4<0>;
L_0x1935f90 .delay 1 (5000,5000,5000) L_0x1935f90/d;
L_0x1936050/d .functor XOR 1, L_0x1937eb0, L_0x1935f90, C4<0>, C4<0>;
L_0x1936050 .delay 1 (5000,5000,5000) L_0x1936050/d;
L_0x19361b0/d .functor XOR 1, L_0x1936050, L_0x19381c0, C4<0>, C4<0>;
L_0x19361b0 .delay 1 (5000,5000,5000) L_0x19361b0/d;
L_0x19363b0/d .functor AND 1, L_0x1937eb0, L_0x1935f90, C4<1>, C4<1>;
L_0x19363b0 .delay 1 (5000,5000,5000) L_0x19363b0/d;
L_0x1936620/d .functor AND 1, L_0x1936050, L_0x19381c0, C4<1>, C4<1>;
L_0x1936620 .delay 1 (5000,5000,5000) L_0x1936620/d;
L_0x1936690/d .functor OR 1, L_0x19363b0, L_0x1936620, C4<0>, C4<0>;
L_0x1936690 .delay 1 (5000,5000,5000) L_0x1936690/d;
v0x18d4bc0_0 .net "AandB", 0 0, L_0x19363b0;  1 drivers
v0x18d4ca0_0 .net "BxorSub", 0 0, L_0x1935f90;  1 drivers
v0x18d4d60_0 .net "a", 0 0, L_0x1937eb0;  alias, 1 drivers
v0x18d4e30_0 .net "b", 0 0, L_0x1938010;  alias, 1 drivers
v0x18d4ef0_0 .net "carryin", 0 0, L_0x19381c0;  alias, 1 drivers
v0x18d5000_0 .net "carryout", 0 0, L_0x1936690;  alias, 1 drivers
v0x18d50c0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d5160_0 .net "res", 0 0, L_0x19361b0;  alias, 1 drivers
v0x18d5220_0 .net "xAorB", 0 0, L_0x1936050;  1 drivers
v0x18d5370_0 .net "xAorBandCin", 0 0, L_0x1936620;  1 drivers
S_0x18d6a50 .scope generate, "genblk1[22]" "genblk1[22]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18d6c10 .param/l "i" 0 3 151, +C4<010110>;
S_0x18d6cd0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18d6a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1937f50/d .functor AND 1, L_0x193a950, L_0x193aab0, C4<1>, C4<1>;
L_0x1937f50 .delay 1 (5000,5000,5000) L_0x1937f50/d;
L_0x1937730/d .functor NAND 1, L_0x193a950, L_0x193aab0, C4<1>, C4<1>;
L_0x1937730 .delay 1 (5000,5000,5000) L_0x1937730/d;
L_0x191ad20/d .functor OR 1, L_0x193a950, L_0x193aab0, C4<0>, C4<0>;
L_0x191ad20 .delay 1 (5000,5000,5000) L_0x191ad20/d;
L_0x191ac00/d .functor NOR 1, L_0x193a950, L_0x193aab0, C4<0>, C4<0>;
L_0x191ac00 .delay 1 (5000,5000,5000) L_0x191ac00/d;
L_0x1938810/d .functor XOR 1, L_0x193a950, L_0x193aab0, C4<0>, C4<0>;
L_0x1938810 .delay 1 (5000,5000,5000) L_0x1938810/d;
L_0x19392c0/d .functor NOT 1, L_0x193ad90, C4<0>, C4<0>, C4<0>;
L_0x19392c0 .delay 1 (5000,5000,5000) L_0x19392c0/d;
L_0x1939420/d .functor NOT 1, L_0x1938300, C4<0>, C4<0>, C4<0>;
L_0x1939420 .delay 1 (5000,5000,5000) L_0x1939420/d;
L_0x19394e0/d .functor NOT 1, L_0x19383a0, C4<0>, C4<0>, C4<0>;
L_0x19394e0 .delay 1 (5000,5000,5000) L_0x19394e0/d;
L_0x1939690/d .functor AND 1, L_0x1938be0, L_0x19392c0, L_0x1939420, L_0x19394e0;
L_0x1939690 .delay 1 (5000,5000,5000) L_0x1939690/d;
L_0x1939840/d .functor AND 1, L_0x1938be0, L_0x193ad90, L_0x1939420, L_0x19394e0;
L_0x1939840 .delay 1 (5000,5000,5000) L_0x1939840/d;
L_0x1939a50/d .functor AND 1, L_0x1938810, L_0x19392c0, L_0x1938300, L_0x19394e0;
L_0x1939a50 .delay 1 (5000,5000,5000) L_0x1939a50/d;
L_0x1939c30/d .functor AND 1, L_0x1938be0, L_0x193ad90, L_0x1938300, L_0x19394e0;
L_0x1939c30 .delay 1 (5000,5000,5000) L_0x1939c30/d;
L_0x1939e00/d .functor AND 1, L_0x1937f50, L_0x19392c0, L_0x1939420, L_0x19383a0;
L_0x1939e00 .delay 1 (5000,5000,5000) L_0x1939e00/d;
L_0x1939fe0/d .functor AND 1, L_0x1937730, L_0x193ad90, L_0x1939420, L_0x19383a0;
L_0x1939fe0 .delay 1 (5000,5000,5000) L_0x1939fe0/d;
L_0x1939d90/d .functor AND 1, L_0x191ac00, L_0x19392c0, L_0x1938300, L_0x19383a0;
L_0x1939d90 .delay 1 (5000,5000,5000) L_0x1939d90/d;
L_0x193a3c0/d .functor AND 1, L_0x191ad20, L_0x193ad90, L_0x1938300, L_0x19383a0;
L_0x193a3c0 .delay 1 (5000,5000,5000) L_0x193a3c0/d;
L_0x193a560/0/0 .functor OR 1, L_0x1939690, L_0x1939840, L_0x1939a50, L_0x1939e00;
L_0x193a560/0/4 .functor OR 1, L_0x1939fe0, L_0x1939d90, L_0x193a3c0, L_0x1939c30;
L_0x193a560/d .functor OR 1, L_0x193a560/0/0, L_0x193a560/0/4, C4<0>, C4<0>;
L_0x193a560 .delay 1 (5000,5000,5000) L_0x193a560/d;
v0x18d7bd0_0 .net "a", 0 0, L_0x193a950;  1 drivers
v0x18d7c90_0 .net "addSub", 0 0, L_0x1938be0;  1 drivers
v0x18d7d60_0 .net "andRes", 0 0, L_0x1937f50;  1 drivers
v0x18d7e30_0 .net "b", 0 0, L_0x193aab0;  1 drivers
v0x18d7f00_0 .net "carryIn", 0 0, L_0x193ac60;  1 drivers
v0x18d7fa0_0 .net "carryOut", 0 0, L_0x19390c0;  1 drivers
v0x18d8070_0 .net "initialResult", 0 0, L_0x193a560;  1 drivers
v0x18d8110_0 .net "isAdd", 0 0, L_0x1939690;  1 drivers
v0x18d81b0_0 .net "isAnd", 0 0, L_0x1939e00;  1 drivers
v0x18d82e0_0 .net "isNand", 0 0, L_0x1939fe0;  1 drivers
v0x18d8380_0 .net "isNor", 0 0, L_0x1939d90;  1 drivers
v0x18d8420_0 .net "isOr", 0 0, L_0x193a3c0;  1 drivers
v0x18d84e0_0 .net "isSLT", 0 0, L_0x1939c30;  1 drivers
v0x18d85a0_0 .net "isSub", 0 0, L_0x1939840;  1 drivers
v0x18d8660_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d8700_0 .net "isXor", 0 0, L_0x1939a50;  1 drivers
v0x18d87c0_0 .net "nandRes", 0 0, L_0x1937730;  1 drivers
v0x18d8970_0 .net "norRes", 0 0, L_0x191ac00;  1 drivers
v0x18d8a10_0 .net "orRes", 0 0, L_0x191ad20;  1 drivers
v0x18d8ab0_0 .net "s0", 0 0, L_0x193ad90;  1 drivers
v0x18d8b50_0 .net "s0inv", 0 0, L_0x19392c0;  1 drivers
v0x18d8c10_0 .net "s1", 0 0, L_0x1938300;  1 drivers
v0x18d8cd0_0 .net "s1inv", 0 0, L_0x1939420;  1 drivers
v0x18d8d90_0 .net "s2", 0 0, L_0x19383a0;  1 drivers
v0x18d8e50_0 .net "s2inv", 0 0, L_0x19394e0;  1 drivers
v0x18d8f10_0 .net "xorRes", 0 0, L_0x1938810;  1 drivers
S_0x18d6fd0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18d6cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1938970/d .functor XOR 1, L_0x193aab0, L_0x1955630, C4<0>, C4<0>;
L_0x1938970 .delay 1 (5000,5000,5000) L_0x1938970/d;
L_0x1938a30/d .functor XOR 1, L_0x193a950, L_0x1938970, C4<0>, C4<0>;
L_0x1938a30 .delay 1 (5000,5000,5000) L_0x1938a30/d;
L_0x1938be0/d .functor XOR 1, L_0x1938a30, L_0x193ac60, C4<0>, C4<0>;
L_0x1938be0 .delay 1 (5000,5000,5000) L_0x1938be0/d;
L_0x1938de0/d .functor AND 1, L_0x193a950, L_0x1938970, C4<1>, C4<1>;
L_0x1938de0 .delay 1 (5000,5000,5000) L_0x1938de0/d;
L_0x1939050/d .functor AND 1, L_0x1938a30, L_0x193ac60, C4<1>, C4<1>;
L_0x1939050 .delay 1 (5000,5000,5000) L_0x1939050/d;
L_0x19390c0/d .functor OR 1, L_0x1938de0, L_0x1939050, C4<0>, C4<0>;
L_0x19390c0 .delay 1 (5000,5000,5000) L_0x19390c0/d;
v0x18d7260_0 .net "AandB", 0 0, L_0x1938de0;  1 drivers
v0x18d7340_0 .net "BxorSub", 0 0, L_0x1938970;  1 drivers
v0x18d7400_0 .net "a", 0 0, L_0x193a950;  alias, 1 drivers
v0x18d74d0_0 .net "b", 0 0, L_0x193aab0;  alias, 1 drivers
v0x18d7590_0 .net "carryin", 0 0, L_0x193ac60;  alias, 1 drivers
v0x18d76a0_0 .net "carryout", 0 0, L_0x19390c0;  alias, 1 drivers
v0x18d7760_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d7800_0 .net "res", 0 0, L_0x1938be0;  alias, 1 drivers
v0x18d78c0_0 .net "xAorB", 0 0, L_0x1938a30;  1 drivers
v0x18d7a10_0 .net "xAorBandCin", 0 0, L_0x1939050;  1 drivers
S_0x18d90f0 .scope generate, "genblk1[23]" "genblk1[23]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18d92b0 .param/l "i" 0 3 151, +C4<010111>;
S_0x18d9370 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18d90f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x193a9f0/d .functor AND 1, L_0x193d400, L_0x193d560, C4<1>, C4<1>;
L_0x193a9f0 .delay 1 (5000,5000,5000) L_0x193a9f0/d;
L_0x193a1d0/d .functor NAND 1, L_0x193d400, L_0x193d560, C4<1>, C4<1>;
L_0x193a1d0 .delay 1 (5000,5000,5000) L_0x193a1d0/d;
L_0x19384e0/d .functor OR 1, L_0x193d400, L_0x193d560, C4<0>, C4<0>;
L_0x19384e0 .delay 1 (5000,5000,5000) L_0x19384e0/d;
L_0x1938720/d .functor NOR 1, L_0x193d400, L_0x193d560, C4<0>, C4<0>;
L_0x1938720 .delay 1 (5000,5000,5000) L_0x1938720/d;
L_0x193b2e0/d .functor XOR 1, L_0x193d400, L_0x193d560, C4<0>, C4<0>;
L_0x193b2e0 .delay 1 (5000,5000,5000) L_0x193b2e0/d;
L_0x193bd70/d .functor NOT 1, L_0x193aed0, C4<0>, C4<0>, C4<0>;
L_0x193bd70 .delay 1 (5000,5000,5000) L_0x193bd70/d;
L_0x193bed0/d .functor NOT 1, L_0x193af70, C4<0>, C4<0>, C4<0>;
L_0x193bed0 .delay 1 (5000,5000,5000) L_0x193bed0/d;
L_0x193bf90/d .functor NOT 1, L_0x193b010, C4<0>, C4<0>, C4<0>;
L_0x193bf90 .delay 1 (5000,5000,5000) L_0x193bf90/d;
L_0x193c140/d .functor AND 1, L_0x193b6b0, L_0x193bd70, L_0x193bed0, L_0x193bf90;
L_0x193c140 .delay 1 (5000,5000,5000) L_0x193c140/d;
L_0x193c2f0/d .functor AND 1, L_0x193b6b0, L_0x193aed0, L_0x193bed0, L_0x193bf90;
L_0x193c2f0 .delay 1 (5000,5000,5000) L_0x193c2f0/d;
L_0x193c500/d .functor AND 1, L_0x193b2e0, L_0x193bd70, L_0x193af70, L_0x193bf90;
L_0x193c500 .delay 1 (5000,5000,5000) L_0x193c500/d;
L_0x193c6e0/d .functor AND 1, L_0x193b6b0, L_0x193aed0, L_0x193af70, L_0x193bf90;
L_0x193c6e0 .delay 1 (5000,5000,5000) L_0x193c6e0/d;
L_0x193c8b0/d .functor AND 1, L_0x193a9f0, L_0x193bd70, L_0x193bed0, L_0x193b010;
L_0x193c8b0 .delay 1 (5000,5000,5000) L_0x193c8b0/d;
L_0x193ca90/d .functor AND 1, L_0x193a1d0, L_0x193aed0, L_0x193bed0, L_0x193b010;
L_0x193ca90 .delay 1 (5000,5000,5000) L_0x193ca90/d;
L_0x193c840/d .functor AND 1, L_0x1938720, L_0x193bd70, L_0x193af70, L_0x193b010;
L_0x193c840 .delay 1 (5000,5000,5000) L_0x193c840/d;
L_0x193ce70/d .functor AND 1, L_0x19384e0, L_0x193aed0, L_0x193af70, L_0x193b010;
L_0x193ce70 .delay 1 (5000,5000,5000) L_0x193ce70/d;
L_0x193d010/0/0 .functor OR 1, L_0x193c140, L_0x193c2f0, L_0x193c500, L_0x193c8b0;
L_0x193d010/0/4 .functor OR 1, L_0x193ca90, L_0x193c840, L_0x193ce70, L_0x193c6e0;
L_0x193d010/d .functor OR 1, L_0x193d010/0/0, L_0x193d010/0/4, C4<0>, C4<0>;
L_0x193d010 .delay 1 (5000,5000,5000) L_0x193d010/d;
v0x18da270_0 .net "a", 0 0, L_0x193d400;  1 drivers
v0x18da330_0 .net "addSub", 0 0, L_0x193b6b0;  1 drivers
v0x18da400_0 .net "andRes", 0 0, L_0x193a9f0;  1 drivers
v0x18da4d0_0 .net "b", 0 0, L_0x193d560;  1 drivers
v0x18da5a0_0 .net "carryIn", 0 0, L_0x193ae30;  1 drivers
v0x18da640_0 .net "carryOut", 0 0, L_0x193bb70;  1 drivers
v0x18da710_0 .net "initialResult", 0 0, L_0x193d010;  1 drivers
v0x18da7b0_0 .net "isAdd", 0 0, L_0x193c140;  1 drivers
v0x18da850_0 .net "isAnd", 0 0, L_0x193c8b0;  1 drivers
v0x18da980_0 .net "isNand", 0 0, L_0x193ca90;  1 drivers
v0x18daa20_0 .net "isNor", 0 0, L_0x193c840;  1 drivers
v0x18daac0_0 .net "isOr", 0 0, L_0x193ce70;  1 drivers
v0x18dab80_0 .net "isSLT", 0 0, L_0x193c6e0;  1 drivers
v0x18dac40_0 .net "isSub", 0 0, L_0x193c2f0;  1 drivers
v0x18dad00_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18dada0_0 .net "isXor", 0 0, L_0x193c500;  1 drivers
v0x18dae60_0 .net "nandRes", 0 0, L_0x193a1d0;  1 drivers
v0x18db010_0 .net "norRes", 0 0, L_0x1938720;  1 drivers
v0x18db0b0_0 .net "orRes", 0 0, L_0x19384e0;  1 drivers
v0x18db150_0 .net "s0", 0 0, L_0x193aed0;  1 drivers
v0x18db1f0_0 .net "s0inv", 0 0, L_0x193bd70;  1 drivers
v0x18db2b0_0 .net "s1", 0 0, L_0x193af70;  1 drivers
v0x18db370_0 .net "s1inv", 0 0, L_0x193bed0;  1 drivers
v0x18db430_0 .net "s2", 0 0, L_0x193b010;  1 drivers
v0x18db4f0_0 .net "s2inv", 0 0, L_0x193bf90;  1 drivers
v0x18db5b0_0 .net "xorRes", 0 0, L_0x193b2e0;  1 drivers
S_0x18d9670 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18d9370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x193b440/d .functor XOR 1, L_0x193d560, L_0x1955630, C4<0>, C4<0>;
L_0x193b440 .delay 1 (5000,5000,5000) L_0x193b440/d;
L_0x193b500/d .functor XOR 1, L_0x193d400, L_0x193b440, C4<0>, C4<0>;
L_0x193b500 .delay 1 (5000,5000,5000) L_0x193b500/d;
L_0x193b6b0/d .functor XOR 1, L_0x193b500, L_0x193ae30, C4<0>, C4<0>;
L_0x193b6b0 .delay 1 (5000,5000,5000) L_0x193b6b0/d;
L_0x193b8b0/d .functor AND 1, L_0x193d400, L_0x193b440, C4<1>, C4<1>;
L_0x193b8b0 .delay 1 (5000,5000,5000) L_0x193b8b0/d;
L_0x1938550/d .functor AND 1, L_0x193b500, L_0x193ae30, C4<1>, C4<1>;
L_0x1938550 .delay 1 (5000,5000,5000) L_0x1938550/d;
L_0x193bb70/d .functor OR 1, L_0x193b8b0, L_0x1938550, C4<0>, C4<0>;
L_0x193bb70 .delay 1 (5000,5000,5000) L_0x193bb70/d;
v0x18d9900_0 .net "AandB", 0 0, L_0x193b8b0;  1 drivers
v0x18d99e0_0 .net "BxorSub", 0 0, L_0x193b440;  1 drivers
v0x18d9aa0_0 .net "a", 0 0, L_0x193d400;  alias, 1 drivers
v0x18d9b70_0 .net "b", 0 0, L_0x193d560;  alias, 1 drivers
v0x18d9c30_0 .net "carryin", 0 0, L_0x193ae30;  alias, 1 drivers
v0x18d9d40_0 .net "carryout", 0 0, L_0x193bb70;  alias, 1 drivers
v0x18d9e00_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18d9ea0_0 .net "res", 0 0, L_0x193b6b0;  alias, 1 drivers
v0x18d9f60_0 .net "xAorB", 0 0, L_0x193b500;  1 drivers
v0x18da0b0_0 .net "xAorBandCin", 0 0, L_0x1938550;  1 drivers
S_0x18db790 .scope generate, "genblk1[24]" "genblk1[24]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18db950 .param/l "i" 0 3 151, +C4<011000>;
S_0x18dba10 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18db790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x193d4a0/d .functor AND 1, L_0x193fea0, L_0x1940000, C4<1>, C4<1>;
L_0x193d4a0 .delay 1 (5000,5000,5000) L_0x193d4a0/d;
L_0x193cc80/d .functor NAND 1, L_0x193fea0, L_0x1940000, C4<1>, C4<1>;
L_0x193cc80 .delay 1 (5000,5000,5000) L_0x193cc80/d;
L_0x193b1f0/d .functor OR 1, L_0x193fea0, L_0x1940000, C4<0>, C4<0>;
L_0x193b1f0 .delay 1 (5000,5000,5000) L_0x193b1f0/d;
L_0x193dcc0/d .functor NOR 1, L_0x193fea0, L_0x1940000, C4<0>, C4<0>;
L_0x193dcc0 .delay 1 (5000,5000,5000) L_0x193dcc0/d;
L_0x193dd80/d .functor XOR 1, L_0x193fea0, L_0x1940000, C4<0>, C4<0>;
L_0x193dd80 .delay 1 (5000,5000,5000) L_0x193dd80/d;
L_0x193e7e0/d .functor NOT 1, L_0x193d7a0, C4<0>, C4<0>, C4<0>;
L_0x193e7e0 .delay 1 (5000,5000,5000) L_0x193e7e0/d;
L_0x193e940/d .functor NOT 1, L_0x193d840, C4<0>, C4<0>, C4<0>;
L_0x193e940 .delay 1 (5000,5000,5000) L_0x193e940/d;
L_0x193ea00/d .functor NOT 1, L_0x193d8e0, C4<0>, C4<0>, C4<0>;
L_0x193ea00 .delay 1 (5000,5000,5000) L_0x193ea00/d;
L_0x193ebb0/d .functor AND 1, L_0x193e100, L_0x193e7e0, L_0x193e940, L_0x193ea00;
L_0x193ebb0 .delay 1 (5000,5000,5000) L_0x193ebb0/d;
L_0x193ed60/d .functor AND 1, L_0x193e100, L_0x193d7a0, L_0x193e940, L_0x193ea00;
L_0x193ed60 .delay 1 (5000,5000,5000) L_0x193ed60/d;
L_0x193ef70/d .functor AND 1, L_0x193dd80, L_0x193e7e0, L_0x193d840, L_0x193ea00;
L_0x193ef70 .delay 1 (5000,5000,5000) L_0x193ef70/d;
L_0x193f150/d .functor AND 1, L_0x193e100, L_0x193d7a0, L_0x193d840, L_0x193ea00;
L_0x193f150 .delay 1 (5000,5000,5000) L_0x193f150/d;
L_0x193f320/d .functor AND 1, L_0x193d4a0, L_0x193e7e0, L_0x193e940, L_0x193d8e0;
L_0x193f320 .delay 1 (5000,5000,5000) L_0x193f320/d;
L_0x193f500/d .functor AND 1, L_0x193cc80, L_0x193d7a0, L_0x193e940, L_0x193d8e0;
L_0x193f500 .delay 1 (5000,5000,5000) L_0x193f500/d;
L_0x193f2b0/d .functor AND 1, L_0x193dcc0, L_0x193e7e0, L_0x193d840, L_0x193d8e0;
L_0x193f2b0 .delay 1 (5000,5000,5000) L_0x193f2b0/d;
L_0x193f8e0/d .functor AND 1, L_0x193b1f0, L_0x193d7a0, L_0x193d840, L_0x193d8e0;
L_0x193f8e0 .delay 1 (5000,5000,5000) L_0x193f8e0/d;
L_0x193fab0/0/0 .functor OR 1, L_0x193ebb0, L_0x193ed60, L_0x193ef70, L_0x193f320;
L_0x193fab0/0/4 .functor OR 1, L_0x193f500, L_0x193f2b0, L_0x193f8e0, L_0x193f150;
L_0x193fab0/d .functor OR 1, L_0x193fab0/0/0, L_0x193fab0/0/4, C4<0>, C4<0>;
L_0x193fab0 .delay 1 (5000,5000,5000) L_0x193fab0/d;
v0x18dc910_0 .net "a", 0 0, L_0x193fea0;  1 drivers
v0x18dc9d0_0 .net "addSub", 0 0, L_0x193e100;  1 drivers
v0x18dcaa0_0 .net "andRes", 0 0, L_0x193d4a0;  1 drivers
v0x18dcb70_0 .net "b", 0 0, L_0x1940000;  1 drivers
v0x18dcc40_0 .net "carryIn", 0 0, L_0x193dbf0;  1 drivers
v0x18dcce0_0 .net "carryOut", 0 0, L_0x193e5e0;  1 drivers
v0x18dcdb0_0 .net "initialResult", 0 0, L_0x193fab0;  1 drivers
v0x18dce50_0 .net "isAdd", 0 0, L_0x193ebb0;  1 drivers
v0x18dcef0_0 .net "isAnd", 0 0, L_0x193f320;  1 drivers
v0x18dd020_0 .net "isNand", 0 0, L_0x193f500;  1 drivers
v0x18dd0c0_0 .net "isNor", 0 0, L_0x193f2b0;  1 drivers
v0x18dd160_0 .net "isOr", 0 0, L_0x193f8e0;  1 drivers
v0x18dd220_0 .net "isSLT", 0 0, L_0x193f150;  1 drivers
v0x18dd2e0_0 .net "isSub", 0 0, L_0x193ed60;  1 drivers
v0x18dd3a0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18dd440_0 .net "isXor", 0 0, L_0x193ef70;  1 drivers
v0x18dd500_0 .net "nandRes", 0 0, L_0x193cc80;  1 drivers
v0x18dd6b0_0 .net "norRes", 0 0, L_0x193dcc0;  1 drivers
v0x18dd750_0 .net "orRes", 0 0, L_0x193b1f0;  1 drivers
v0x18dd7f0_0 .net "s0", 0 0, L_0x193d7a0;  1 drivers
v0x18dd890_0 .net "s0inv", 0 0, L_0x193e7e0;  1 drivers
v0x18dd950_0 .net "s1", 0 0, L_0x193d840;  1 drivers
v0x18dda10_0 .net "s1inv", 0 0, L_0x193e940;  1 drivers
v0x18ddad0_0 .net "s2", 0 0, L_0x193d8e0;  1 drivers
v0x18ddb90_0 .net "s2inv", 0 0, L_0x193ea00;  1 drivers
v0x18ddc50_0 .net "xorRes", 0 0, L_0x193dd80;  1 drivers
S_0x18dbd10 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18dba10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x193dee0/d .functor XOR 1, L_0x1940000, L_0x1955630, C4<0>, C4<0>;
L_0x193dee0 .delay 1 (5000,5000,5000) L_0x193dee0/d;
L_0x193dfa0/d .functor XOR 1, L_0x193fea0, L_0x193dee0, C4<0>, C4<0>;
L_0x193dfa0 .delay 1 (5000,5000,5000) L_0x193dfa0/d;
L_0x193e100/d .functor XOR 1, L_0x193dfa0, L_0x193dbf0, C4<0>, C4<0>;
L_0x193e100 .delay 1 (5000,5000,5000) L_0x193e100/d;
L_0x193e300/d .functor AND 1, L_0x193fea0, L_0x193dee0, C4<1>, C4<1>;
L_0x193e300 .delay 1 (5000,5000,5000) L_0x193e300/d;
L_0x193e570/d .functor AND 1, L_0x193dfa0, L_0x193dbf0, C4<1>, C4<1>;
L_0x193e570 .delay 1 (5000,5000,5000) L_0x193e570/d;
L_0x193e5e0/d .functor OR 1, L_0x193e300, L_0x193e570, C4<0>, C4<0>;
L_0x193e5e0 .delay 1 (5000,5000,5000) L_0x193e5e0/d;
v0x18dbfa0_0 .net "AandB", 0 0, L_0x193e300;  1 drivers
v0x18dc080_0 .net "BxorSub", 0 0, L_0x193dee0;  1 drivers
v0x18dc140_0 .net "a", 0 0, L_0x193fea0;  alias, 1 drivers
v0x18dc210_0 .net "b", 0 0, L_0x1940000;  alias, 1 drivers
v0x18dc2d0_0 .net "carryin", 0 0, L_0x193dbf0;  alias, 1 drivers
v0x18dc3e0_0 .net "carryout", 0 0, L_0x193e5e0;  alias, 1 drivers
v0x18dc4a0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18dc540_0 .net "res", 0 0, L_0x193e100;  alias, 1 drivers
v0x18dc600_0 .net "xAorB", 0 0, L_0x193dfa0;  1 drivers
v0x18dc750_0 .net "xAorBandCin", 0 0, L_0x193e570;  1 drivers
S_0x18dde30 .scope generate, "genblk1[25]" "genblk1[25]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ddff0 .param/l "i" 0 3 151, +C4<011001>;
S_0x18de0b0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18dde30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x193ff40/d .functor AND 1, L_0x1942920, L_0x1942a80, C4<1>, C4<1>;
L_0x193ff40 .delay 1 (5000,5000,5000) L_0x193ff40/d;
L_0x193f6f0/d .functor NAND 1, L_0x1942920, L_0x1942a80, C4<1>, C4<1>;
L_0x193f6f0 .delay 1 (5000,5000,5000) L_0x193f6f0/d;
L_0x193da70/d .functor OR 1, L_0x1942920, L_0x1942a80, C4<0>, C4<0>;
L_0x193da70 .delay 1 (5000,5000,5000) L_0x193da70/d;
L_0x1940750/d .functor NOR 1, L_0x1942920, L_0x1942a80, C4<0>, C4<0>;
L_0x1940750 .delay 1 (5000,5000,5000) L_0x1940750/d;
L_0x1940810/d .functor XOR 1, L_0x1942920, L_0x1942a80, C4<0>, C4<0>;
L_0x1940810 .delay 1 (5000,5000,5000) L_0x1940810/d;
L_0x1941200/d .functor NOT 1, L_0x19401b0, C4<0>, C4<0>, C4<0>;
L_0x1941200 .delay 1 (5000,5000,5000) L_0x1941200/d;
L_0x1941360/d .functor NOT 1, L_0x1940250, C4<0>, C4<0>, C4<0>;
L_0x1941360 .delay 1 (5000,5000,5000) L_0x1941360/d;
L_0x1941420/d .functor NOT 1, L_0x19402f0, C4<0>, C4<0>, C4<0>;
L_0x1941420 .delay 1 (5000,5000,5000) L_0x1941420/d;
L_0x19415d0/d .functor AND 1, L_0x1940b90, L_0x1941200, L_0x1941360, L_0x1941420;
L_0x19415d0 .delay 1 (5000,5000,5000) L_0x19415d0/d;
L_0x1941780/d .functor AND 1, L_0x1940b90, L_0x19401b0, L_0x1941360, L_0x1941420;
L_0x1941780 .delay 1 (5000,5000,5000) L_0x1941780/d;
L_0x1941990/d .functor AND 1, L_0x1940810, L_0x1941200, L_0x1940250, L_0x1941420;
L_0x1941990 .delay 1 (5000,5000,5000) L_0x1941990/d;
L_0x1941b70/d .functor AND 1, L_0x1940b90, L_0x19401b0, L_0x1940250, L_0x1941420;
L_0x1941b70 .delay 1 (5000,5000,5000) L_0x1941b70/d;
L_0x1941d40/d .functor AND 1, L_0x193ff40, L_0x1941200, L_0x1941360, L_0x19402f0;
L_0x1941d40 .delay 1 (5000,5000,5000) L_0x1941d40/d;
L_0x1941f50/d .functor AND 1, L_0x193f6f0, L_0x19401b0, L_0x1941360, L_0x19402f0;
L_0x1941f50 .delay 1 (5000,5000,5000) L_0x1941f50/d;
L_0x1941cd0/d .functor AND 1, L_0x1940750, L_0x1941200, L_0x1940250, L_0x19402f0;
L_0x1941cd0 .delay 1 (5000,5000,5000) L_0x1941cd0/d;
L_0x1942360/d .functor AND 1, L_0x193da70, L_0x19401b0, L_0x1940250, L_0x19402f0;
L_0x1942360 .delay 1 (5000,5000,5000) L_0x1942360/d;
L_0x1942530/0/0 .functor OR 1, L_0x19415d0, L_0x1941780, L_0x1941990, L_0x1941d40;
L_0x1942530/0/4 .functor OR 1, L_0x1941f50, L_0x1941cd0, L_0x1942360, L_0x1941b70;
L_0x1942530/d .functor OR 1, L_0x1942530/0/0, L_0x1942530/0/4, C4<0>, C4<0>;
L_0x1942530 .delay 1 (5000,5000,5000) L_0x1942530/d;
v0x18defb0_0 .net "a", 0 0, L_0x1942920;  1 drivers
v0x18df070_0 .net "addSub", 0 0, L_0x1940b90;  1 drivers
v0x18df140_0 .net "andRes", 0 0, L_0x193ff40;  1 drivers
v0x18df210_0 .net "b", 0 0, L_0x1942a80;  1 drivers
v0x18df2e0_0 .net "carryIn", 0 0, L_0x1942140;  1 drivers
v0x18df380_0 .net "carryOut", 0 0, L_0x1941000;  1 drivers
v0x18df450_0 .net "initialResult", 0 0, L_0x1942530;  1 drivers
v0x18df4f0_0 .net "isAdd", 0 0, L_0x19415d0;  1 drivers
v0x18df590_0 .net "isAnd", 0 0, L_0x1941d40;  1 drivers
v0x18df6c0_0 .net "isNand", 0 0, L_0x1941f50;  1 drivers
v0x18df760_0 .net "isNor", 0 0, L_0x1941cd0;  1 drivers
v0x18df800_0 .net "isOr", 0 0, L_0x1942360;  1 drivers
v0x18df8c0_0 .net "isSLT", 0 0, L_0x1941b70;  1 drivers
v0x18df980_0 .net "isSub", 0 0, L_0x1941780;  1 drivers
v0x18dfa40_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18dfae0_0 .net "isXor", 0 0, L_0x1941990;  1 drivers
v0x18dfba0_0 .net "nandRes", 0 0, L_0x193f6f0;  1 drivers
v0x18dfd50_0 .net "norRes", 0 0, L_0x1940750;  1 drivers
v0x18dfdf0_0 .net "orRes", 0 0, L_0x193da70;  1 drivers
v0x18dfe90_0 .net "s0", 0 0, L_0x19401b0;  1 drivers
v0x18dff30_0 .net "s0inv", 0 0, L_0x1941200;  1 drivers
v0x18dfff0_0 .net "s1", 0 0, L_0x1940250;  1 drivers
v0x18e00b0_0 .net "s1inv", 0 0, L_0x1941360;  1 drivers
v0x18e0170_0 .net "s2", 0 0, L_0x19402f0;  1 drivers
v0x18e0230_0 .net "s2inv", 0 0, L_0x1941420;  1 drivers
v0x18e02f0_0 .net "xorRes", 0 0, L_0x1940810;  1 drivers
S_0x18de3b0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18de0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1940970/d .functor XOR 1, L_0x1942a80, L_0x1955630, C4<0>, C4<0>;
L_0x1940970 .delay 1 (5000,5000,5000) L_0x1940970/d;
L_0x1940a30/d .functor XOR 1, L_0x1942920, L_0x1940970, C4<0>, C4<0>;
L_0x1940a30 .delay 1 (5000,5000,5000) L_0x1940a30/d;
L_0x1940b90/d .functor XOR 1, L_0x1940a30, L_0x1942140, C4<0>, C4<0>;
L_0x1940b90 .delay 1 (5000,5000,5000) L_0x1940b90/d;
L_0x1940d90/d .functor AND 1, L_0x1942920, L_0x1940970, C4<1>, C4<1>;
L_0x1940d90 .delay 1 (5000,5000,5000) L_0x1940d90/d;
L_0x193dae0/d .functor AND 1, L_0x1940a30, L_0x1942140, C4<1>, C4<1>;
L_0x193dae0 .delay 1 (5000,5000,5000) L_0x193dae0/d;
L_0x1941000/d .functor OR 1, L_0x1940d90, L_0x193dae0, C4<0>, C4<0>;
L_0x1941000 .delay 1 (5000,5000,5000) L_0x1941000/d;
v0x18de640_0 .net "AandB", 0 0, L_0x1940d90;  1 drivers
v0x18de720_0 .net "BxorSub", 0 0, L_0x1940970;  1 drivers
v0x18de7e0_0 .net "a", 0 0, L_0x1942920;  alias, 1 drivers
v0x18de8b0_0 .net "b", 0 0, L_0x1942a80;  alias, 1 drivers
v0x18de970_0 .net "carryin", 0 0, L_0x1942140;  alias, 1 drivers
v0x18dea80_0 .net "carryout", 0 0, L_0x1941000;  alias, 1 drivers
v0x18deb40_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18debe0_0 .net "res", 0 0, L_0x1940b90;  alias, 1 drivers
v0x18deca0_0 .net "xAorB", 0 0, L_0x1940a30;  1 drivers
v0x18dedf0_0 .net "xAorBandCin", 0 0, L_0x193dae0;  1 drivers
S_0x18e04d0 .scope generate, "genblk1[26]" "genblk1[26]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18e0690 .param/l "i" 0 3 151, +C4<011010>;
S_0x18e0750 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18e04d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19429c0/d .functor AND 1, L_0x19452d0, L_0x1945430, C4<1>, C4<1>;
L_0x19429c0 .delay 1 (5000,5000,5000) L_0x19429c0/d;
L_0x1940590/d .functor NAND 1, L_0x19452d0, L_0x1945430, C4<1>, C4<1>;
L_0x1940590 .delay 1 (5000,5000,5000) L_0x1940590/d;
L_0x1940430/d .functor OR 1, L_0x19452d0, L_0x1945430, C4<0>, C4<0>;
L_0x1940430 .delay 1 (5000,5000,5000) L_0x1940430/d;
L_0x19431b0/d .functor NOR 1, L_0x19452d0, L_0x1945430, C4<0>, C4<0>;
L_0x19431b0 .delay 1 (5000,5000,5000) L_0x19431b0/d;
L_0x1943270/d .functor XOR 1, L_0x19452d0, L_0x1945430, C4<0>, C4<0>;
L_0x1943270 .delay 1 (5000,5000,5000) L_0x1943270/d;
L_0x1943cb0/d .functor NOT 1, L_0x1945710, C4<0>, C4<0>, C4<0>;
L_0x1943cb0 .delay 1 (5000,5000,5000) L_0x1943cb0/d;
L_0x18e1cf0/d .functor NOT 1, L_0x1942c30, C4<0>, C4<0>, C4<0>;
L_0x18e1cf0 .delay 1 (5000,5000,5000) L_0x18e1cf0/d;
L_0x1943e60/d .functor NOT 1, L_0x1942cd0, C4<0>, C4<0>, C4<0>;
L_0x1943e60 .delay 1 (5000,5000,5000) L_0x1943e60/d;
L_0x1944010/d .functor AND 1, L_0x19435f0, L_0x1943cb0, L_0x18e1cf0, L_0x1943e60;
L_0x1944010 .delay 1 (5000,5000,5000) L_0x1944010/d;
L_0x19441c0/d .functor AND 1, L_0x19435f0, L_0x1945710, L_0x18e1cf0, L_0x1943e60;
L_0x19441c0 .delay 1 (5000,5000,5000) L_0x19441c0/d;
L_0x19443d0/d .functor AND 1, L_0x1943270, L_0x1943cb0, L_0x1942c30, L_0x1943e60;
L_0x19443d0 .delay 1 (5000,5000,5000) L_0x19443d0/d;
L_0x19445b0/d .functor AND 1, L_0x19435f0, L_0x1945710, L_0x1942c30, L_0x1943e60;
L_0x19445b0 .delay 1 (5000,5000,5000) L_0x19445b0/d;
L_0x1944780/d .functor AND 1, L_0x19429c0, L_0x1943cb0, L_0x18e1cf0, L_0x1942cd0;
L_0x1944780 .delay 1 (5000,5000,5000) L_0x1944780/d;
L_0x1944960/d .functor AND 1, L_0x1940590, L_0x1945710, L_0x18e1cf0, L_0x1942cd0;
L_0x1944960 .delay 1 (5000,5000,5000) L_0x1944960/d;
L_0x1944710/d .functor AND 1, L_0x19431b0, L_0x1943cb0, L_0x1942c30, L_0x1942cd0;
L_0x1944710 .delay 1 (5000,5000,5000) L_0x1944710/d;
L_0x1944d40/d .functor AND 1, L_0x1940430, L_0x1945710, L_0x1942c30, L_0x1942cd0;
L_0x1944d40 .delay 1 (5000,5000,5000) L_0x1944d40/d;
L_0x1944ee0/0/0 .functor OR 1, L_0x1944010, L_0x19441c0, L_0x19443d0, L_0x1944780;
L_0x1944ee0/0/4 .functor OR 1, L_0x1944960, L_0x1944710, L_0x1944d40, L_0x19445b0;
L_0x1944ee0/d .functor OR 1, L_0x1944ee0/0/0, L_0x1944ee0/0/4, C4<0>, C4<0>;
L_0x1944ee0 .delay 1 (5000,5000,5000) L_0x1944ee0/d;
v0x18e1650_0 .net "a", 0 0, L_0x19452d0;  1 drivers
v0x18e1710_0 .net "addSub", 0 0, L_0x19435f0;  1 drivers
v0x18e17e0_0 .net "andRes", 0 0, L_0x19429c0;  1 drivers
v0x18e18b0_0 .net "b", 0 0, L_0x1945430;  1 drivers
v0x18e1980_0 .net "carryIn", 0 0, L_0x19455e0;  1 drivers
v0x18e1a20_0 .net "carryOut", 0 0, L_0x1943ab0;  1 drivers
v0x18e1af0_0 .net "initialResult", 0 0, L_0x1944ee0;  1 drivers
v0x18e1b90_0 .net "isAdd", 0 0, L_0x1944010;  1 drivers
v0x18e1c30_0 .net "isAnd", 0 0, L_0x1944780;  1 drivers
v0x18e1d60_0 .net "isNand", 0 0, L_0x1944960;  1 drivers
v0x18e1e00_0 .net "isNor", 0 0, L_0x1944710;  1 drivers
v0x18e1ea0_0 .net "isOr", 0 0, L_0x1944d40;  1 drivers
v0x18e1f60_0 .net "isSLT", 0 0, L_0x19445b0;  1 drivers
v0x18e2020_0 .net "isSub", 0 0, L_0x19441c0;  1 drivers
v0x18e20e0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e2180_0 .net "isXor", 0 0, L_0x19443d0;  1 drivers
v0x18e2240_0 .net "nandRes", 0 0, L_0x1940590;  1 drivers
v0x18e23f0_0 .net "norRes", 0 0, L_0x19431b0;  1 drivers
v0x18e2490_0 .net "orRes", 0 0, L_0x1940430;  1 drivers
v0x18e2530_0 .net "s0", 0 0, L_0x1945710;  1 drivers
v0x18e25d0_0 .net "s0inv", 0 0, L_0x1943cb0;  1 drivers
v0x18e2690_0 .net "s1", 0 0, L_0x1942c30;  1 drivers
v0x18e2750_0 .net "s1inv", 0 0, L_0x18e1cf0;  1 drivers
v0x18e2810_0 .net "s2", 0 0, L_0x1942cd0;  1 drivers
v0x18e28d0_0 .net "s2inv", 0 0, L_0x1943e60;  1 drivers
v0x18e2990_0 .net "xorRes", 0 0, L_0x1943270;  1 drivers
S_0x18e0a50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18e0750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19433d0/d .functor XOR 1, L_0x1945430, L_0x1955630, C4<0>, C4<0>;
L_0x19433d0 .delay 1 (5000,5000,5000) L_0x19433d0/d;
L_0x1943490/d .functor XOR 1, L_0x19452d0, L_0x19433d0, C4<0>, C4<0>;
L_0x1943490 .delay 1 (5000,5000,5000) L_0x1943490/d;
L_0x19435f0/d .functor XOR 1, L_0x1943490, L_0x19455e0, C4<0>, C4<0>;
L_0x19435f0 .delay 1 (5000,5000,5000) L_0x19435f0/d;
L_0x19437f0/d .functor AND 1, L_0x19452d0, L_0x19433d0, C4<1>, C4<1>;
L_0x19437f0 .delay 1 (5000,5000,5000) L_0x19437f0/d;
L_0x19404a0/d .functor AND 1, L_0x1943490, L_0x19455e0, C4<1>, C4<1>;
L_0x19404a0 .delay 1 (5000,5000,5000) L_0x19404a0/d;
L_0x1943ab0/d .functor OR 1, L_0x19437f0, L_0x19404a0, C4<0>, C4<0>;
L_0x1943ab0 .delay 1 (5000,5000,5000) L_0x1943ab0/d;
v0x18e0ce0_0 .net "AandB", 0 0, L_0x19437f0;  1 drivers
v0x18e0dc0_0 .net "BxorSub", 0 0, L_0x19433d0;  1 drivers
v0x18e0e80_0 .net "a", 0 0, L_0x19452d0;  alias, 1 drivers
v0x18e0f50_0 .net "b", 0 0, L_0x1945430;  alias, 1 drivers
v0x18e1010_0 .net "carryin", 0 0, L_0x19455e0;  alias, 1 drivers
v0x18e1120_0 .net "carryout", 0 0, L_0x1943ab0;  alias, 1 drivers
v0x18e11e0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e1280_0 .net "res", 0 0, L_0x19435f0;  alias, 1 drivers
v0x18e1340_0 .net "xAorB", 0 0, L_0x1943490;  1 drivers
v0x18e1490_0 .net "xAorBandCin", 0 0, L_0x19404a0;  1 drivers
S_0x18e2b70 .scope generate, "genblk1[27]" "genblk1[27]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18e2d30 .param/l "i" 0 3 151, +C4<011011>;
S_0x18e2df0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18e2b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1945370/d .functor AND 1, L_0x1947d00, L_0x1947e60, C4<1>, C4<1>;
L_0x1945370 .delay 1 (5000,5000,5000) L_0x1945370/d;
L_0x1944b50/d .functor NAND 1, L_0x1947d00, L_0x1947e60, C4<1>, C4<1>;
L_0x1944b50 .delay 1 (5000,5000,5000) L_0x1944b50/d;
L_0x1942e60/d .functor OR 1, L_0x1947d00, L_0x1947e60, C4<0>, C4<0>;
L_0x1942e60 .delay 1 (5000,5000,5000) L_0x1942e60/d;
L_0x1943000/d .functor NOR 1, L_0x1947d00, L_0x1947e60, C4<0>, C4<0>;
L_0x1943000 .delay 1 (5000,5000,5000) L_0x1943000/d;
L_0x1945cd0/d .functor XOR 1, L_0x1947d00, L_0x1947e60, C4<0>, C4<0>;
L_0x1945cd0 .delay 1 (5000,5000,5000) L_0x1945cd0/d;
L_0x19466e0/d .functor NOT 1, L_0x1945850, C4<0>, C4<0>, C4<0>;
L_0x19466e0 .delay 1 (5000,5000,5000) L_0x19466e0/d;
L_0x18e4390/d .functor NOT 1, L_0x19458f0, C4<0>, C4<0>, C4<0>;
L_0x18e4390 .delay 1 (5000,5000,5000) L_0x18e4390/d;
L_0x1946890/d .functor NOT 1, L_0x1945990, C4<0>, C4<0>, C4<0>;
L_0x1946890 .delay 1 (5000,5000,5000) L_0x1946890/d;
L_0x1946a40/d .functor AND 1, L_0x1946000, L_0x19466e0, L_0x18e4390, L_0x1946890;
L_0x1946a40 .delay 1 (5000,5000,5000) L_0x1946a40/d;
L_0x1946bf0/d .functor AND 1, L_0x1946000, L_0x1945850, L_0x18e4390, L_0x1946890;
L_0x1946bf0 .delay 1 (5000,5000,5000) L_0x1946bf0/d;
L_0x1946e00/d .functor AND 1, L_0x1945cd0, L_0x19466e0, L_0x19458f0, L_0x1946890;
L_0x1946e00 .delay 1 (5000,5000,5000) L_0x1946e00/d;
L_0x1946fe0/d .functor AND 1, L_0x1946000, L_0x1945850, L_0x19458f0, L_0x1946890;
L_0x1946fe0 .delay 1 (5000,5000,5000) L_0x1946fe0/d;
L_0x19471b0/d .functor AND 1, L_0x1945370, L_0x19466e0, L_0x18e4390, L_0x1945990;
L_0x19471b0 .delay 1 (5000,5000,5000) L_0x19471b0/d;
L_0x1947390/d .functor AND 1, L_0x1944b50, L_0x1945850, L_0x18e4390, L_0x1945990;
L_0x1947390 .delay 1 (5000,5000,5000) L_0x1947390/d;
L_0x1947140/d .functor AND 1, L_0x1943000, L_0x19466e0, L_0x19458f0, L_0x1945990;
L_0x1947140 .delay 1 (5000,5000,5000) L_0x1947140/d;
L_0x1947770/d .functor AND 1, L_0x1942e60, L_0x1945850, L_0x19458f0, L_0x1945990;
L_0x1947770 .delay 1 (5000,5000,5000) L_0x1947770/d;
L_0x1947910/0/0 .functor OR 1, L_0x1946a40, L_0x1946bf0, L_0x1946e00, L_0x19471b0;
L_0x1947910/0/4 .functor OR 1, L_0x1947390, L_0x1947140, L_0x1947770, L_0x1946fe0;
L_0x1947910/d .functor OR 1, L_0x1947910/0/0, L_0x1947910/0/4, C4<0>, C4<0>;
L_0x1947910 .delay 1 (5000,5000,5000) L_0x1947910/d;
v0x18e3cf0_0 .net "a", 0 0, L_0x1947d00;  1 drivers
v0x18e3db0_0 .net "addSub", 0 0, L_0x1946000;  1 drivers
v0x18e3e80_0 .net "andRes", 0 0, L_0x1945370;  1 drivers
v0x18e3f50_0 .net "b", 0 0, L_0x1947e60;  1 drivers
v0x18e4020_0 .net "carryIn", 0 0, L_0x19457b0;  1 drivers
v0x18e40c0_0 .net "carryOut", 0 0, L_0x19464e0;  1 drivers
v0x18e4190_0 .net "initialResult", 0 0, L_0x1947910;  1 drivers
v0x18e4230_0 .net "isAdd", 0 0, L_0x1946a40;  1 drivers
v0x18e42d0_0 .net "isAnd", 0 0, L_0x19471b0;  1 drivers
v0x18e4400_0 .net "isNand", 0 0, L_0x1947390;  1 drivers
v0x18e44a0_0 .net "isNor", 0 0, L_0x1947140;  1 drivers
v0x18e4540_0 .net "isOr", 0 0, L_0x1947770;  1 drivers
v0x18e4600_0 .net "isSLT", 0 0, L_0x1946fe0;  1 drivers
v0x18e46c0_0 .net "isSub", 0 0, L_0x1946bf0;  1 drivers
v0x18e4780_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e4820_0 .net "isXor", 0 0, L_0x1946e00;  1 drivers
v0x18e48e0_0 .net "nandRes", 0 0, L_0x1944b50;  1 drivers
v0x18e4a90_0 .net "norRes", 0 0, L_0x1943000;  1 drivers
v0x18e4b30_0 .net "orRes", 0 0, L_0x1942e60;  1 drivers
v0x18e4bd0_0 .net "s0", 0 0, L_0x1945850;  1 drivers
v0x18e4c70_0 .net "s0inv", 0 0, L_0x19466e0;  1 drivers
v0x18e4d30_0 .net "s1", 0 0, L_0x19458f0;  1 drivers
v0x18e4df0_0 .net "s1inv", 0 0, L_0x18e4390;  1 drivers
v0x18e4eb0_0 .net "s2", 0 0, L_0x1945990;  1 drivers
v0x18e4f70_0 .net "s2inv", 0 0, L_0x1946890;  1 drivers
v0x18e5030_0 .net "xorRes", 0 0, L_0x1945cd0;  1 drivers
S_0x18e30f0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18e2df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1945d90/d .functor XOR 1, L_0x1947e60, L_0x1955630, C4<0>, C4<0>;
L_0x1945d90 .delay 1 (5000,5000,5000) L_0x1945d90/d;
L_0x1945ef0/d .functor XOR 1, L_0x1947d00, L_0x1945d90, C4<0>, C4<0>;
L_0x1945ef0 .delay 1 (5000,5000,5000) L_0x1945ef0/d;
L_0x1946000/d .functor XOR 1, L_0x1945ef0, L_0x19457b0, C4<0>, C4<0>;
L_0x1946000 .delay 1 (5000,5000,5000) L_0x1946000/d;
L_0x1946200/d .functor AND 1, L_0x1947d00, L_0x1945d90, C4<1>, C4<1>;
L_0x1946200 .delay 1 (5000,5000,5000) L_0x1946200/d;
L_0x1946470/d .functor AND 1, L_0x1945ef0, L_0x19457b0, C4<1>, C4<1>;
L_0x1946470 .delay 1 (5000,5000,5000) L_0x1946470/d;
L_0x19464e0/d .functor OR 1, L_0x1946200, L_0x1946470, C4<0>, C4<0>;
L_0x19464e0 .delay 1 (5000,5000,5000) L_0x19464e0/d;
v0x18e3380_0 .net "AandB", 0 0, L_0x1946200;  1 drivers
v0x18e3460_0 .net "BxorSub", 0 0, L_0x1945d90;  1 drivers
v0x18e3520_0 .net "a", 0 0, L_0x1947d00;  alias, 1 drivers
v0x18e35f0_0 .net "b", 0 0, L_0x1947e60;  alias, 1 drivers
v0x18e36b0_0 .net "carryin", 0 0, L_0x19457b0;  alias, 1 drivers
v0x18e37c0_0 .net "carryout", 0 0, L_0x19464e0;  alias, 1 drivers
v0x18e3880_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e3920_0 .net "res", 0 0, L_0x1946000;  alias, 1 drivers
v0x18e39e0_0 .net "xAorB", 0 0, L_0x1945ef0;  1 drivers
v0x18e3b30_0 .net "xAorBandCin", 0 0, L_0x1946470;  1 drivers
S_0x18e5210 .scope generate, "genblk1[28]" "genblk1[28]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18e53d0 .param/l "i" 0 3 151, +C4<011100>;
S_0x18e5490 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18e5210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1947da0/d .functor AND 1, L_0x194a710, L_0x194a870, C4<1>, C4<1>;
L_0x1947da0 .delay 1 (5000,5000,5000) L_0x1947da0/d;
L_0x1947580/d .functor NAND 1, L_0x194a710, L_0x194a870, C4<1>, C4<1>;
L_0x1947580 .delay 1 (5000,5000,5000) L_0x1947580/d;
L_0x1945ad0/d .functor OR 1, L_0x194a710, L_0x194a870, C4<0>, C4<0>;
L_0x1945ad0 .delay 1 (5000,5000,5000) L_0x1945ad0/d;
L_0x19485f0/d .functor NOR 1, L_0x194a710, L_0x194a870, C4<0>, C4<0>;
L_0x19485f0 .delay 1 (5000,5000,5000) L_0x19485f0/d;
L_0x19486b0/d .functor XOR 1, L_0x194a710, L_0x194a870, C4<0>, C4<0>;
L_0x19486b0 .delay 1 (5000,5000,5000) L_0x19486b0/d;
L_0x19490f0/d .functor NOT 1, L_0x194ab50, C4<0>, C4<0>, C4<0>;
L_0x19490f0 .delay 1 (5000,5000,5000) L_0x19490f0/d;
L_0x18e6a30/d .functor NOT 1, L_0x1948010, C4<0>, C4<0>, C4<0>;
L_0x18e6a30 .delay 1 (5000,5000,5000) L_0x18e6a30/d;
L_0x19492a0/d .functor NOT 1, L_0x19480b0, C4<0>, C4<0>, C4<0>;
L_0x19492a0 .delay 1 (5000,5000,5000) L_0x19492a0/d;
L_0x1949450/d .functor AND 1, L_0x1948a30, L_0x19490f0, L_0x18e6a30, L_0x19492a0;
L_0x1949450 .delay 1 (5000,5000,5000) L_0x1949450/d;
L_0x1949600/d .functor AND 1, L_0x1948a30, L_0x194ab50, L_0x18e6a30, L_0x19492a0;
L_0x1949600 .delay 1 (5000,5000,5000) L_0x1949600/d;
L_0x1949810/d .functor AND 1, L_0x19486b0, L_0x19490f0, L_0x1948010, L_0x19492a0;
L_0x1949810 .delay 1 (5000,5000,5000) L_0x1949810/d;
L_0x19499f0/d .functor AND 1, L_0x1948a30, L_0x194ab50, L_0x1948010, L_0x19492a0;
L_0x19499f0 .delay 1 (5000,5000,5000) L_0x19499f0/d;
L_0x1949bc0/d .functor AND 1, L_0x1947da0, L_0x19490f0, L_0x18e6a30, L_0x19480b0;
L_0x1949bc0 .delay 1 (5000,5000,5000) L_0x1949bc0/d;
L_0x1949da0/d .functor AND 1, L_0x1947580, L_0x194ab50, L_0x18e6a30, L_0x19480b0;
L_0x1949da0 .delay 1 (5000,5000,5000) L_0x1949da0/d;
L_0x1949b50/d .functor AND 1, L_0x19485f0, L_0x19490f0, L_0x1948010, L_0x19480b0;
L_0x1949b50 .delay 1 (5000,5000,5000) L_0x1949b50/d;
L_0x194a180/d .functor AND 1, L_0x1945ad0, L_0x194ab50, L_0x1948010, L_0x19480b0;
L_0x194a180 .delay 1 (5000,5000,5000) L_0x194a180/d;
L_0x194a320/0/0 .functor OR 1, L_0x1949450, L_0x1949600, L_0x1949810, L_0x1949bc0;
L_0x194a320/0/4 .functor OR 1, L_0x1949da0, L_0x1949b50, L_0x194a180, L_0x19499f0;
L_0x194a320/d .functor OR 1, L_0x194a320/0/0, L_0x194a320/0/4, C4<0>, C4<0>;
L_0x194a320 .delay 1 (5000,5000,5000) L_0x194a320/d;
v0x18e6390_0 .net "a", 0 0, L_0x194a710;  1 drivers
v0x18e6450_0 .net "addSub", 0 0, L_0x1948a30;  1 drivers
v0x18e6520_0 .net "andRes", 0 0, L_0x1947da0;  1 drivers
v0x18e65f0_0 .net "b", 0 0, L_0x194a870;  1 drivers
v0x18e66c0_0 .net "carryIn", 0 0, L_0x194aa20;  1 drivers
v0x18e6760_0 .net "carryOut", 0 0, L_0x1948ef0;  1 drivers
v0x18e6830_0 .net "initialResult", 0 0, L_0x194a320;  1 drivers
v0x18e68d0_0 .net "isAdd", 0 0, L_0x1949450;  1 drivers
v0x18e6970_0 .net "isAnd", 0 0, L_0x1949bc0;  1 drivers
v0x18e6aa0_0 .net "isNand", 0 0, L_0x1949da0;  1 drivers
v0x18e6b40_0 .net "isNor", 0 0, L_0x1949b50;  1 drivers
v0x18e6be0_0 .net "isOr", 0 0, L_0x194a180;  1 drivers
v0x18e6ca0_0 .net "isSLT", 0 0, L_0x19499f0;  1 drivers
v0x18e6d60_0 .net "isSub", 0 0, L_0x1949600;  1 drivers
v0x18e6e20_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e6ec0_0 .net "isXor", 0 0, L_0x1949810;  1 drivers
v0x18e6f80_0 .net "nandRes", 0 0, L_0x1947580;  1 drivers
v0x18e7130_0 .net "norRes", 0 0, L_0x19485f0;  1 drivers
v0x18e71d0_0 .net "orRes", 0 0, L_0x1945ad0;  1 drivers
v0x18e7270_0 .net "s0", 0 0, L_0x194ab50;  1 drivers
v0x18e7310_0 .net "s0inv", 0 0, L_0x19490f0;  1 drivers
v0x18e73d0_0 .net "s1", 0 0, L_0x1948010;  1 drivers
v0x18e7490_0 .net "s1inv", 0 0, L_0x18e6a30;  1 drivers
v0x18e7550_0 .net "s2", 0 0, L_0x19480b0;  1 drivers
v0x18e7610_0 .net "s2inv", 0 0, L_0x19492a0;  1 drivers
v0x18e76d0_0 .net "xorRes", 0 0, L_0x19486b0;  1 drivers
S_0x18e5790 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18e5490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1948810/d .functor XOR 1, L_0x194a870, L_0x1955630, C4<0>, C4<0>;
L_0x1948810 .delay 1 (5000,5000,5000) L_0x1948810/d;
L_0x19488d0/d .functor XOR 1, L_0x194a710, L_0x1948810, C4<0>, C4<0>;
L_0x19488d0 .delay 1 (5000,5000,5000) L_0x19488d0/d;
L_0x1948a30/d .functor XOR 1, L_0x19488d0, L_0x194aa20, C4<0>, C4<0>;
L_0x1948a30 .delay 1 (5000,5000,5000) L_0x1948a30/d;
L_0x1948c30/d .functor AND 1, L_0x194a710, L_0x1948810, C4<1>, C4<1>;
L_0x1948c30 .delay 1 (5000,5000,5000) L_0x1948c30/d;
L_0x1945b40/d .functor AND 1, L_0x19488d0, L_0x194aa20, C4<1>, C4<1>;
L_0x1945b40 .delay 1 (5000,5000,5000) L_0x1945b40/d;
L_0x1948ef0/d .functor OR 1, L_0x1948c30, L_0x1945b40, C4<0>, C4<0>;
L_0x1948ef0 .delay 1 (5000,5000,5000) L_0x1948ef0/d;
v0x18e5a20_0 .net "AandB", 0 0, L_0x1948c30;  1 drivers
v0x18e5b00_0 .net "BxorSub", 0 0, L_0x1948810;  1 drivers
v0x18e5bc0_0 .net "a", 0 0, L_0x194a710;  alias, 1 drivers
v0x18e5c90_0 .net "b", 0 0, L_0x194a870;  alias, 1 drivers
v0x18e5d50_0 .net "carryin", 0 0, L_0x194aa20;  alias, 1 drivers
v0x18e5e60_0 .net "carryout", 0 0, L_0x1948ef0;  alias, 1 drivers
v0x18e5f20_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e5fc0_0 .net "res", 0 0, L_0x1948a30;  alias, 1 drivers
v0x18e6080_0 .net "xAorB", 0 0, L_0x19488d0;  1 drivers
v0x18e61d0_0 .net "xAorBandCin", 0 0, L_0x1945b40;  1 drivers
S_0x18e78b0 .scope generate, "genblk1[29]" "genblk1[29]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18e7a70 .param/l "i" 0 3 151, +C4<011101>;
S_0x18e7b30 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18e78b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x194a7b0/d .functor AND 1, L_0x194d150, L_0x194d2b0, C4<1>, C4<1>;
L_0x194a7b0 .delay 1 (5000,5000,5000) L_0x194a7b0/d;
L_0x1949f90/d .functor NAND 1, L_0x194d150, L_0x194d2b0, C4<1>, C4<1>;
L_0x1949f90 .delay 1 (5000,5000,5000) L_0x1949f90/d;
L_0x1948240/d .functor OR 1, L_0x194d150, L_0x194d2b0, C4<0>, C4<0>;
L_0x1948240 .delay 1 (5000,5000,5000) L_0x1948240/d;
L_0x19483e0/d .functor NOR 1, L_0x194d150, L_0x194d2b0, C4<0>, C4<0>;
L_0x19483e0 .delay 1 (5000,5000,5000) L_0x19483e0/d;
L_0x194b170/d .functor XOR 1, L_0x194d150, L_0x194d2b0, C4<0>, C4<0>;
L_0x194b170 .delay 1 (5000,5000,5000) L_0x194b170/d;
L_0x194bb30/d .functor NOT 1, L_0x194ac90, C4<0>, C4<0>, C4<0>;
L_0x194bb30 .delay 1 (5000,5000,5000) L_0x194bb30/d;
L_0x18e90d0/d .functor NOT 1, L_0x194ad30, C4<0>, C4<0>, C4<0>;
L_0x18e90d0 .delay 1 (5000,5000,5000) L_0x18e90d0/d;
L_0x194bce0/d .functor NOT 1, L_0x194add0, C4<0>, C4<0>, C4<0>;
L_0x194bce0 .delay 1 (5000,5000,5000) L_0x194bce0/d;
L_0x194be90/d .functor AND 1, L_0x194b450, L_0x194bb30, L_0x18e90d0, L_0x194bce0;
L_0x194be90 .delay 1 (5000,5000,5000) L_0x194be90/d;
L_0x194c040/d .functor AND 1, L_0x194b450, L_0x194ac90, L_0x18e90d0, L_0x194bce0;
L_0x194c040 .delay 1 (5000,5000,5000) L_0x194c040/d;
L_0x194c250/d .functor AND 1, L_0x194b170, L_0x194bb30, L_0x194ad30, L_0x194bce0;
L_0x194c250 .delay 1 (5000,5000,5000) L_0x194c250/d;
L_0x194c430/d .functor AND 1, L_0x194b450, L_0x194ac90, L_0x194ad30, L_0x194bce0;
L_0x194c430 .delay 1 (5000,5000,5000) L_0x194c430/d;
L_0x194c600/d .functor AND 1, L_0x194a7b0, L_0x194bb30, L_0x18e90d0, L_0x194add0;
L_0x194c600 .delay 1 (5000,5000,5000) L_0x194c600/d;
L_0x194c7e0/d .functor AND 1, L_0x1949f90, L_0x194ac90, L_0x18e90d0, L_0x194add0;
L_0x194c7e0 .delay 1 (5000,5000,5000) L_0x194c7e0/d;
L_0x194c590/d .functor AND 1, L_0x19483e0, L_0x194bb30, L_0x194ad30, L_0x194add0;
L_0x194c590 .delay 1 (5000,5000,5000) L_0x194c590/d;
L_0x194cbc0/d .functor AND 1, L_0x1948240, L_0x194ac90, L_0x194ad30, L_0x194add0;
L_0x194cbc0 .delay 1 (5000,5000,5000) L_0x194cbc0/d;
L_0x194cd60/0/0 .functor OR 1, L_0x194be90, L_0x194c040, L_0x194c250, L_0x194c600;
L_0x194cd60/0/4 .functor OR 1, L_0x194c7e0, L_0x194c590, L_0x194cbc0, L_0x194c430;
L_0x194cd60/d .functor OR 1, L_0x194cd60/0/0, L_0x194cd60/0/4, C4<0>, C4<0>;
L_0x194cd60 .delay 1 (5000,5000,5000) L_0x194cd60/d;
v0x18e8a30_0 .net "a", 0 0, L_0x194d150;  1 drivers
v0x18e8af0_0 .net "addSub", 0 0, L_0x194b450;  1 drivers
v0x18e8bc0_0 .net "andRes", 0 0, L_0x194a7b0;  1 drivers
v0x18e8c90_0 .net "b", 0 0, L_0x194d2b0;  1 drivers
v0x18e8d60_0 .net "carryIn", 0 0, L_0x194abf0;  1 drivers
v0x18e8e00_0 .net "carryOut", 0 0, L_0x194b930;  1 drivers
v0x18e8ed0_0 .net "initialResult", 0 0, L_0x194cd60;  1 drivers
v0x18e8f70_0 .net "isAdd", 0 0, L_0x194be90;  1 drivers
v0x18e9010_0 .net "isAnd", 0 0, L_0x194c600;  1 drivers
v0x18e9140_0 .net "isNand", 0 0, L_0x194c7e0;  1 drivers
v0x18e91e0_0 .net "isNor", 0 0, L_0x194c590;  1 drivers
v0x18e9280_0 .net "isOr", 0 0, L_0x194cbc0;  1 drivers
v0x18e9340_0 .net "isSLT", 0 0, L_0x194c430;  1 drivers
v0x18e9400_0 .net "isSub", 0 0, L_0x194c040;  1 drivers
v0x18e94c0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e9560_0 .net "isXor", 0 0, L_0x194c250;  1 drivers
v0x18e9620_0 .net "nandRes", 0 0, L_0x1949f90;  1 drivers
v0x18e97d0_0 .net "norRes", 0 0, L_0x19483e0;  1 drivers
v0x18e9870_0 .net "orRes", 0 0, L_0x1948240;  1 drivers
v0x18e9910_0 .net "s0", 0 0, L_0x194ac90;  1 drivers
v0x18e99b0_0 .net "s0inv", 0 0, L_0x194bb30;  1 drivers
v0x18e9a70_0 .net "s1", 0 0, L_0x194ad30;  1 drivers
v0x18e9b30_0 .net "s1inv", 0 0, L_0x18e90d0;  1 drivers
v0x18e9bf0_0 .net "s2", 0 0, L_0x194add0;  1 drivers
v0x18e9cb0_0 .net "s2inv", 0 0, L_0x194bce0;  1 drivers
v0x18e9d70_0 .net "xorRes", 0 0, L_0x194b170;  1 drivers
S_0x18e7e30 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18e7b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x194b1e0/d .functor XOR 1, L_0x194d2b0, L_0x1955630, C4<0>, C4<0>;
L_0x194b1e0 .delay 1 (5000,5000,5000) L_0x194b1e0/d;
L_0x194b340/d .functor XOR 1, L_0x194d150, L_0x194b1e0, C4<0>, C4<0>;
L_0x194b340 .delay 1 (5000,5000,5000) L_0x194b340/d;
L_0x194b450/d .functor XOR 1, L_0x194b340, L_0x194abf0, C4<0>, C4<0>;
L_0x194b450 .delay 1 (5000,5000,5000) L_0x194b450/d;
L_0x194b650/d .functor AND 1, L_0x194d150, L_0x194b1e0, C4<1>, C4<1>;
L_0x194b650 .delay 1 (5000,5000,5000) L_0x194b650/d;
L_0x194b8c0/d .functor AND 1, L_0x194b340, L_0x194abf0, C4<1>, C4<1>;
L_0x194b8c0 .delay 1 (5000,5000,5000) L_0x194b8c0/d;
L_0x194b930/d .functor OR 1, L_0x194b650, L_0x194b8c0, C4<0>, C4<0>;
L_0x194b930 .delay 1 (5000,5000,5000) L_0x194b930/d;
v0x18e80c0_0 .net "AandB", 0 0, L_0x194b650;  1 drivers
v0x18e81a0_0 .net "BxorSub", 0 0, L_0x194b1e0;  1 drivers
v0x18e8260_0 .net "a", 0 0, L_0x194d150;  alias, 1 drivers
v0x18e8330_0 .net "b", 0 0, L_0x194d2b0;  alias, 1 drivers
v0x18e83f0_0 .net "carryin", 0 0, L_0x194abf0;  alias, 1 drivers
v0x18e8500_0 .net "carryout", 0 0, L_0x194b930;  alias, 1 drivers
v0x18e85c0_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18e8660_0 .net "res", 0 0, L_0x194b450;  alias, 1 drivers
v0x18e8720_0 .net "xAorB", 0 0, L_0x194b340;  1 drivers
v0x18e8870_0 .net "xAorBandCin", 0 0, L_0x194b8c0;  1 drivers
S_0x18e9f50 .scope generate, "genblk1[30]" "genblk1[30]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ea110 .param/l "i" 0 3 151, +C4<011110>;
S_0x18ea1d0 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18e9f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x194d1f0/d .functor AND 1, L_0x194fb70, L_0x1925090, C4<1>, C4<1>;
L_0x194d1f0 .delay 1 (5000,5000,5000) L_0x194d1f0/d;
L_0x194c9d0/d .functor NAND 1, L_0x194fb70, L_0x1925090, C4<1>, C4<1>;
L_0x194c9d0 .delay 1 (5000,5000,5000) L_0x194c9d0/d;
L_0x194af10/d .functor OR 1, L_0x194fb70, L_0x1925090, C4<0>, C4<0>;
L_0x194af10 .delay 1 (5000,5000,5000) L_0x194af10/d;
L_0x194daa0/d .functor NOR 1, L_0x194fb70, L_0x1925090, C4<0>, C4<0>;
L_0x194daa0 .delay 1 (5000,5000,5000) L_0x194daa0/d;
L_0x194db10/d .functor XOR 1, L_0x194fb70, L_0x1925090, C4<0>, C4<0>;
L_0x194db10 .delay 1 (5000,5000,5000) L_0x194db10/d;
L_0x194e550/d .functor NOT 1, L_0x19254e0, C4<0>, C4<0>, C4<0>;
L_0x194e550 .delay 1 (5000,5000,5000) L_0x194e550/d;
L_0x18eb770/d .functor NOT 1, L_0x194d460, C4<0>, C4<0>, C4<0>;
L_0x18eb770 .delay 1 (5000,5000,5000) L_0x18eb770/d;
L_0x194e700/d .functor NOT 1, L_0x194d500, C4<0>, C4<0>, C4<0>;
L_0x194e700 .delay 1 (5000,5000,5000) L_0x194e700/d;
L_0x194e8b0/d .functor AND 1, L_0x194de90, L_0x194e550, L_0x18eb770, L_0x194e700;
L_0x194e8b0 .delay 1 (5000,5000,5000) L_0x194e8b0/d;
L_0x194ea60/d .functor AND 1, L_0x194de90, L_0x19254e0, L_0x18eb770, L_0x194e700;
L_0x194ea60 .delay 1 (5000,5000,5000) L_0x194ea60/d;
L_0x194ec70/d .functor AND 1, L_0x194db10, L_0x194e550, L_0x194d460, L_0x194e700;
L_0x194ec70 .delay 1 (5000,5000,5000) L_0x194ec70/d;
L_0x194ee50/d .functor AND 1, L_0x194de90, L_0x19254e0, L_0x194d460, L_0x194e700;
L_0x194ee50 .delay 1 (5000,5000,5000) L_0x194ee50/d;
L_0x194f020/d .functor AND 1, L_0x194d1f0, L_0x194e550, L_0x18eb770, L_0x194d500;
L_0x194f020 .delay 1 (5000,5000,5000) L_0x194f020/d;
L_0x194f200/d .functor AND 1, L_0x194c9d0, L_0x19254e0, L_0x18eb770, L_0x194d500;
L_0x194f200 .delay 1 (5000,5000,5000) L_0x194f200/d;
L_0x194efb0/d .functor AND 1, L_0x194daa0, L_0x194e550, L_0x194d460, L_0x194d500;
L_0x194efb0 .delay 1 (5000,5000,5000) L_0x194efb0/d;
L_0x194f5e0/d .functor AND 1, L_0x194af10, L_0x19254e0, L_0x194d460, L_0x194d500;
L_0x194f5e0 .delay 1 (5000,5000,5000) L_0x194f5e0/d;
L_0x194f780/0/0 .functor OR 1, L_0x194e8b0, L_0x194ea60, L_0x194ec70, L_0x194f020;
L_0x194f780/0/4 .functor OR 1, L_0x194f200, L_0x194efb0, L_0x194f5e0, L_0x194ee50;
L_0x194f780/d .functor OR 1, L_0x194f780/0/0, L_0x194f780/0/4, C4<0>, C4<0>;
L_0x194f780 .delay 1 (5000,5000,5000) L_0x194f780/d;
v0x18eb0d0_0 .net "a", 0 0, L_0x194fb70;  1 drivers
v0x18eb190_0 .net "addSub", 0 0, L_0x194de90;  1 drivers
v0x18eb260_0 .net "andRes", 0 0, L_0x194d1f0;  1 drivers
v0x18eb330_0 .net "b", 0 0, L_0x1925090;  1 drivers
v0x18eb400_0 .net "carryIn", 0 0, L_0x19253b0;  1 drivers
v0x18eb4a0_0 .net "carryOut", 0 0, L_0x194e350;  1 drivers
v0x18eb570_0 .net "initialResult", 0 0, L_0x194f780;  1 drivers
v0x18eb610_0 .net "isAdd", 0 0, L_0x194e8b0;  1 drivers
v0x18eb6b0_0 .net "isAnd", 0 0, L_0x194f020;  1 drivers
v0x18eb7e0_0 .net "isNand", 0 0, L_0x194f200;  1 drivers
v0x18eb880_0 .net "isNor", 0 0, L_0x194efb0;  1 drivers
v0x18eb920_0 .net "isOr", 0 0, L_0x194f5e0;  1 drivers
v0x18eb9e0_0 .net "isSLT", 0 0, L_0x194ee50;  1 drivers
v0x18ebaa0_0 .net "isSub", 0 0, L_0x194ea60;  1 drivers
v0x18ebb60_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18ebc00_0 .net "isXor", 0 0, L_0x194ec70;  1 drivers
v0x18ebcc0_0 .net "nandRes", 0 0, L_0x194c9d0;  1 drivers
v0x18ebe70_0 .net "norRes", 0 0, L_0x194daa0;  1 drivers
v0x18ebf10_0 .net "orRes", 0 0, L_0x194af10;  1 drivers
v0x18ebfb0_0 .net "s0", 0 0, L_0x19254e0;  1 drivers
v0x18ec050_0 .net "s0inv", 0 0, L_0x194e550;  1 drivers
v0x18ec110_0 .net "s1", 0 0, L_0x194d460;  1 drivers
v0x18ec1d0_0 .net "s1inv", 0 0, L_0x18eb770;  1 drivers
v0x18ec290_0 .net "s2", 0 0, L_0x194d500;  1 drivers
v0x18ec350_0 .net "s2inv", 0 0, L_0x194e700;  1 drivers
v0x18ec410_0 .net "xorRes", 0 0, L_0x194db10;  1 drivers
S_0x18ea4d0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18ea1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x194dc70/d .functor XOR 1, L_0x1925090, L_0x1955630, C4<0>, C4<0>;
L_0x194dc70 .delay 1 (5000,5000,5000) L_0x194dc70/d;
L_0x194dd30/d .functor XOR 1, L_0x194fb70, L_0x194dc70, C4<0>, C4<0>;
L_0x194dd30 .delay 1 (5000,5000,5000) L_0x194dd30/d;
L_0x194de90/d .functor XOR 1, L_0x194dd30, L_0x19253b0, C4<0>, C4<0>;
L_0x194de90 .delay 1 (5000,5000,5000) L_0x194de90/d;
L_0x194e090/d .functor AND 1, L_0x194fb70, L_0x194dc70, C4<1>, C4<1>;
L_0x194e090 .delay 1 (5000,5000,5000) L_0x194e090/d;
L_0x194af80/d .functor AND 1, L_0x194dd30, L_0x19253b0, C4<1>, C4<1>;
L_0x194af80 .delay 1 (5000,5000,5000) L_0x194af80/d;
L_0x194e350/d .functor OR 1, L_0x194e090, L_0x194af80, C4<0>, C4<0>;
L_0x194e350 .delay 1 (5000,5000,5000) L_0x194e350/d;
v0x18ea760_0 .net "AandB", 0 0, L_0x194e090;  1 drivers
v0x18ea840_0 .net "BxorSub", 0 0, L_0x194dc70;  1 drivers
v0x18ea900_0 .net "a", 0 0, L_0x194fb70;  alias, 1 drivers
v0x18ea9d0_0 .net "b", 0 0, L_0x1925090;  alias, 1 drivers
v0x18eaa90_0 .net "carryin", 0 0, L_0x19253b0;  alias, 1 drivers
v0x18eaba0_0 .net "carryout", 0 0, L_0x194e350;  alias, 1 drivers
v0x18eac60_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18ead00_0 .net "res", 0 0, L_0x194de90;  alias, 1 drivers
v0x18eadc0_0 .net "xAorB", 0 0, L_0x194dd30;  1 drivers
v0x18eaf10_0 .net "xAorBandCin", 0 0, L_0x194af80;  1 drivers
S_0x18ec5f0 .scope generate, "genblk1[31]" "genblk1[31]" 3 151, 3 151 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ec7b0 .param/l "i" 0 3 151, +C4<011111>;
S_0x18ec870 .scope module, "aluBitSlice" "aluBitSlice" 3 153, 3 56 0, S_0x18ec5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x194fc10/d .functor AND 1, L_0x1953610, L_0x19504f0, C4<1>, C4<1>;
L_0x194fc10 .delay 1 (5000,5000,5000) L_0x194fc10/d;
L_0x194f3f0/d .functor NAND 1, L_0x1953610, L_0x19504f0, C4<1>, C4<1>;
L_0x194f3f0 .delay 1 (5000,5000,5000) L_0x194f3f0/d;
L_0x194d640/d .functor OR 1, L_0x1953610, L_0x19504f0, C4<0>, C4<0>;
L_0x194d640 .delay 1 (5000,5000,5000) L_0x194d640/d;
L_0x194d880/d .functor NOR 1, L_0x1953610, L_0x19504f0, C4<0>, C4<0>;
L_0x194d880 .delay 1 (5000,5000,5000) L_0x194d880/d;
L_0x194d940/d .functor XOR 1, L_0x1953610, L_0x19504f0, C4<0>, C4<0>;
L_0x194d940 .delay 1 (5000,5000,5000) L_0x194d940/d;
L_0x19513b0/d .functor NOT 1, L_0x1925660, C4<0>, C4<0>, C4<0>;
L_0x19513b0 .delay 1 (5000,5000,5000) L_0x19513b0/d;
L_0x1951510/d .functor NOT 1, L_0x1925700, C4<0>, C4<0>, C4<0>;
L_0x1951510 .delay 1 (5000,5000,5000) L_0x1951510/d;
L_0x19515d0/d .functor NOT 1, L_0x19257a0, C4<0>, C4<0>, C4<0>;
L_0x19515d0 .delay 1 (5000,5000,5000) L_0x19515d0/d;
L_0x1951780/d .functor AND 1, L_0x1950cf0, L_0x19513b0, L_0x1951510, L_0x19515d0;
L_0x1951780 .delay 1 (5000,5000,5000) L_0x1951780/d;
L_0x1951930/d .functor AND 1, L_0x1950cf0, L_0x1925660, L_0x1951510, L_0x19515d0;
L_0x1951930 .delay 1 (5000,5000,5000) L_0x1951930/d;
L_0x1951b40/d .functor AND 1, L_0x194d940, L_0x19513b0, L_0x1925700, L_0x19515d0;
L_0x1951b40 .delay 1 (5000,5000,5000) L_0x1951b40/d;
L_0x1951d20/d .functor AND 1, L_0x1950cf0, L_0x1925660, L_0x1925700, L_0x19515d0;
L_0x1951d20 .delay 1 (5000,5000,5000) L_0x1951d20/d;
L_0x1951ef0/d .functor AND 1, L_0x194fc10, L_0x19513b0, L_0x1951510, L_0x19257a0;
L_0x1951ef0 .delay 1 (5000,5000,5000) L_0x1951ef0/d;
L_0x19520d0/d .functor AND 1, L_0x194f3f0, L_0x1925660, L_0x1951510, L_0x19257a0;
L_0x19520d0 .delay 1 (5000,5000,5000) L_0x19520d0/d;
L_0x1951e80/d .functor AND 1, L_0x194d880, L_0x19513b0, L_0x1925700, L_0x19257a0;
L_0x1951e80 .delay 1 (5000,5000,5000) L_0x1951e80/d;
L_0x1952460/d .functor AND 1, L_0x194d640, L_0x1925660, L_0x1925700, L_0x19257a0;
L_0x1952460 .delay 1 (5000,5000,5000) L_0x1952460/d;
L_0x1952600/0/0 .functor OR 1, L_0x1951780, L_0x1951930, L_0x1951b40, L_0x1951ef0;
L_0x1952600/0/4 .functor OR 1, L_0x19520d0, L_0x1951e80, L_0x1952460, L_0x1951d20;
L_0x1952600/d .functor OR 1, L_0x1952600/0/0, L_0x1952600/0/4, C4<0>, C4<0>;
L_0x1952600 .delay 1 (5000,5000,5000) L_0x1952600/d;
v0x18ed770_0 .net "a", 0 0, L_0x1953610;  1 drivers
v0x18ed830_0 .net "addSub", 0 0, L_0x1950cf0;  1 drivers
v0x18ed900_0 .net "andRes", 0 0, L_0x194fc10;  1 drivers
v0x18ed9d0_0 .net "b", 0 0, L_0x19504f0;  1 drivers
v0x18edaa0_0 .net "carryIn", 0 0, L_0x19506a0;  1 drivers
v0x18edb40_0 .net "carryOut", 0 0, L_0x19511b0;  1 drivers
v0x18edc10_0 .net "initialResult", 0 0, L_0x1952600;  1 drivers
v0x18edcb0_0 .net "isAdd", 0 0, L_0x1951780;  1 drivers
v0x18edd50_0 .net "isAnd", 0 0, L_0x1951ef0;  1 drivers
v0x18ede80_0 .net "isNand", 0 0, L_0x19520d0;  1 drivers
v0x18edf20_0 .net "isNor", 0 0, L_0x1951e80;  1 drivers
v0x18edfc0_0 .net "isOr", 0 0, L_0x1952460;  1 drivers
v0x18ee080_0 .net "isSLT", 0 0, L_0x1951d20;  1 drivers
v0x18ee140_0 .net "isSub", 0 0, L_0x1951930;  1 drivers
v0x18ee200_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18ee2a0_0 .net "isXor", 0 0, L_0x1951b40;  1 drivers
v0x18ee360_0 .net "nandRes", 0 0, L_0x194f3f0;  1 drivers
v0x18ee510_0 .net "norRes", 0 0, L_0x194d880;  1 drivers
v0x18ee5b0_0 .net "orRes", 0 0, L_0x194d640;  1 drivers
v0x18ee650_0 .net "s0", 0 0, L_0x1925660;  1 drivers
v0x18ee6f0_0 .net "s0inv", 0 0, L_0x19513b0;  1 drivers
v0x18ee7b0_0 .net "s1", 0 0, L_0x1925700;  1 drivers
v0x18ee870_0 .net "s1inv", 0 0, L_0x1951510;  1 drivers
v0x18ee930_0 .net "s2", 0 0, L_0x19257a0;  1 drivers
v0x18ee9f0_0 .net "s2inv", 0 0, L_0x19515d0;  1 drivers
v0x18eeab0_0 .net "xorRes", 0 0, L_0x194d940;  1 drivers
S_0x18ecb70 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18ec870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1950ad0/d .functor XOR 1, L_0x19504f0, L_0x1955630, C4<0>, C4<0>;
L_0x1950ad0 .delay 1 (5000,5000,5000) L_0x1950ad0/d;
L_0x1950b90/d .functor XOR 1, L_0x1953610, L_0x1950ad0, C4<0>, C4<0>;
L_0x1950b90 .delay 1 (5000,5000,5000) L_0x1950b90/d;
L_0x1950cf0/d .functor XOR 1, L_0x1950b90, L_0x19506a0, C4<0>, C4<0>;
L_0x1950cf0 .delay 1 (5000,5000,5000) L_0x1950cf0/d;
L_0x1950ef0/d .functor AND 1, L_0x1953610, L_0x1950ad0, C4<1>, C4<1>;
L_0x1950ef0 .delay 1 (5000,5000,5000) L_0x1950ef0/d;
L_0x194d6b0/d .functor AND 1, L_0x1950b90, L_0x19506a0, C4<1>, C4<1>;
L_0x194d6b0 .delay 1 (5000,5000,5000) L_0x194d6b0/d;
L_0x19511b0/d .functor OR 1, L_0x1950ef0, L_0x194d6b0, C4<0>, C4<0>;
L_0x19511b0 .delay 1 (5000,5000,5000) L_0x19511b0/d;
v0x18ece00_0 .net "AandB", 0 0, L_0x1950ef0;  1 drivers
v0x18ecee0_0 .net "BxorSub", 0 0, L_0x1950ad0;  1 drivers
v0x18ecfa0_0 .net "a", 0 0, L_0x1953610;  alias, 1 drivers
v0x18ed070_0 .net "b", 0 0, L_0x19504f0;  alias, 1 drivers
v0x18ed130_0 .net "carryin", 0 0, L_0x19506a0;  alias, 1 drivers
v0x18ed240_0 .net "carryout", 0 0, L_0x19511b0;  alias, 1 drivers
v0x18ed300_0 .net "isSubtract", 0 0, L_0x1955630;  alias, 1 drivers
v0x18ed3a0_0 .net "res", 0 0, L_0x1950cf0;  alias, 1 drivers
v0x18ed460_0 .net "xAorB", 0 0, L_0x1950b90;  1 drivers
v0x18ed5b0_0 .net "xAorBandCin", 0 0, L_0x194d6b0;  1 drivers
S_0x18eec90 .scope generate, "genblk2[1]" "genblk2[1]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18c81c0 .param/l "j" 0 3 191, +C4<01>;
L_0x19522c0/d .functor AND 1, L_0x1950740, L_0x195a5b0, C4<1>, C4<1>;
L_0x19522c0 .delay 1 (5000,5000,5000) L_0x19522c0/d;
v0x18ef060_0 .net *"_s1", 0 0, L_0x1950740;  1 drivers
S_0x18ef100 .scope generate, "genblk2[2]" "genblk2[2]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ef310 .param/l "j" 0 3 191, +C4<010>;
L_0x1950880/d .functor AND 1, L_0x1950990, L_0x195a5b0, C4<1>, C4<1>;
L_0x1950880 .delay 1 (5000,5000,5000) L_0x1950880/d;
v0x18ef3d0_0 .net *"_s1", 0 0, L_0x1950990;  1 drivers
S_0x18ef4b0 .scope generate, "genblk2[3]" "genblk2[3]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18ef6c0 .param/l "j" 0 3 191, +C4<011>;
L_0x1953700/d .functor AND 1, L_0x1953770, L_0x195a5b0, C4<1>, C4<1>;
L_0x1953700 .delay 1 (5000,5000,5000) L_0x1953700/d;
v0x18ef780_0 .net *"_s1", 0 0, L_0x1953770;  1 drivers
S_0x18ef860 .scope generate, "genblk2[4]" "genblk2[4]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18efa70 .param/l "j" 0 3 191, +C4<0100>;
L_0x1953960/d .functor AND 1, L_0x1953a60, L_0x195a5b0, C4<1>, C4<1>;
L_0x1953960 .delay 1 (5000,5000,5000) L_0x1953960/d;
v0x18efb30_0 .net *"_s1", 0 0, L_0x1953a60;  1 drivers
S_0x18efc10 .scope generate, "genblk2[5]" "genblk2[5]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18efe20 .param/l "j" 0 3 191, +C4<0101>;
L_0x1953b50/d .functor AND 1, L_0x19546e0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1953b50 .delay 1 (5000,5000,5000) L_0x1953b50/d;
v0x18efee0_0 .net *"_s1", 0 0, L_0x19546e0;  1 drivers
S_0x18effc0 .scope generate, "genblk2[6]" "genblk2[6]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f01d0 .param/l "j" 0 3 191, +C4<0110>;
L_0x19540b0/d .functor AND 1, L_0x1954170, L_0x195a5b0, C4<1>, C4<1>;
L_0x19540b0 .delay 1 (5000,5000,5000) L_0x19540b0/d;
v0x18f0290_0 .net *"_s1", 0 0, L_0x1954170;  1 drivers
S_0x18f0370 .scope generate, "genblk2[7]" "genblk2[7]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f0580 .param/l "j" 0 3 191, +C4<0111>;
L_0x19542d0/d .functor AND 1, L_0x1954390, L_0x195a5b0, C4<1>, C4<1>;
L_0x19542d0 .delay 1 (5000,5000,5000) L_0x19542d0/d;
v0x18f0640_0 .net *"_s1", 0 0, L_0x1954390;  1 drivers
S_0x18f0720 .scope generate, "genblk2[8]" "genblk2[8]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f0930 .param/l "j" 0 3 191, +C4<01000>;
L_0x19538d0/d .functor AND 1, L_0x1954f30, L_0x195a5b0, C4<1>, C4<1>;
L_0x19538d0 .delay 1 (5000,5000,5000) L_0x19538d0/d;
v0x18f09f0_0 .net *"_s1", 0 0, L_0x1954f30;  1 drivers
S_0x18f0ad0 .scope generate, "genblk2[9]" "genblk2[9]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f0ce0 .param/l "j" 0 3 191, +C4<01001>;
L_0x1954fd0/d .functor AND 1, L_0x1955090, L_0x195a5b0, C4<1>, C4<1>;
L_0x1954fd0 .delay 1 (5000,5000,5000) L_0x1954fd0/d;
v0x18f0da0_0 .net *"_s1", 0 0, L_0x1955090;  1 drivers
S_0x18f0e80 .scope generate, "genblk2[10]" "genblk2[10]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f1090 .param/l "j" 0 3 191, +C4<01010>;
L_0x19547d0/d .functor AND 1, L_0x1954890, L_0x195a5b0, C4<1>, C4<1>;
L_0x19547d0 .delay 1 (5000,5000,5000) L_0x19547d0/d;
v0x18f1150_0 .net *"_s1", 0 0, L_0x1954890;  1 drivers
S_0x18f1230 .scope generate, "genblk2[11]" "genblk2[11]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f1440 .param/l "j" 0 3 191, +C4<01011>;
L_0x19549f0/d .functor AND 1, L_0x1954ab0, L_0x195a5b0, C4<1>, C4<1>;
L_0x19549f0 .delay 1 (5000,5000,5000) L_0x19549f0/d;
v0x18f1500_0 .net *"_s1", 0 0, L_0x1954ab0;  1 drivers
S_0x18f15e0 .scope generate, "genblk2[12]" "genblk2[12]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f17f0 .param/l "j" 0 3 191, +C4<01100>;
L_0x1954c10/d .functor AND 1, L_0x1954cd0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1954c10 .delay 1 (5000,5000,5000) L_0x1954c10/d;
v0x18f18b0_0 .net *"_s1", 0 0, L_0x1954cd0;  1 drivers
S_0x18f1990 .scope generate, "genblk2[13]" "genblk2[13]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f1ba0 .param/l "j" 0 3 191, +C4<01101>;
L_0x19558b0/d .functor AND 1, L_0x1955920, L_0x195a5b0, C4<1>, C4<1>;
L_0x19558b0 .delay 1 (5000,5000,5000) L_0x19558b0/d;
v0x18f1c60_0 .net *"_s1", 0 0, L_0x1955920;  1 drivers
S_0x18f1d40 .scope generate, "genblk2[14]" "genblk2[14]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f1f50 .param/l "j" 0 3 191, +C4<01110>;
L_0x19551f0/d .functor AND 1, L_0x19552b0, L_0x195a5b0, C4<1>, C4<1>;
L_0x19551f0 .delay 1 (5000,5000,5000) L_0x19551f0/d;
v0x18f2010_0 .net *"_s1", 0 0, L_0x19552b0;  1 drivers
S_0x18f20f0 .scope generate, "genblk2[15]" "genblk2[15]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f2300 .param/l "j" 0 3 191, +C4<01111>;
L_0x1955410/d .functor AND 1, L_0x19554d0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1955410 .delay 1 (5000,5000,5000) L_0x1955410/d;
v0x18f23c0_0 .net *"_s1", 0 0, L_0x19554d0;  1 drivers
S_0x18f24a0 .scope generate, "genblk2[16]" "genblk2[16]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f26b0 .param/l "j" 0 3 191, +C4<010000>;
L_0x19544f0/d .functor AND 1, L_0x1954e20, L_0x195a5b0, C4<1>, C4<1>;
L_0x19544f0 .delay 1 (5000,5000,5000) L_0x19544f0/d;
v0x18f2770_0 .net *"_s1", 0 0, L_0x1954e20;  1 drivers
S_0x18f2850 .scope generate, "genblk2[17]" "genblk2[17]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f2a60 .param/l "j" 0 3 191, +C4<010001>;
L_0x1956320/d .functor AND 1, L_0x19563e0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956320 .delay 1 (5000,5000,5000) L_0x1956320/d;
v0x18f2b20_0 .net *"_s1", 0 0, L_0x19563e0;  1 drivers
S_0x18f2c00 .scope generate, "genblk2[18]" "genblk2[18]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f2e10 .param/l "j" 0 3 191, +C4<010010>;
L_0x1955a80/d .functor AND 1, L_0x1955b40, L_0x195a5b0, C4<1>, C4<1>;
L_0x1955a80 .delay 1 (5000,5000,5000) L_0x1955a80/d;
v0x18f2ed0_0 .net *"_s1", 0 0, L_0x1955b40;  1 drivers
S_0x18f2fb0 .scope generate, "genblk2[19]" "genblk2[19]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f31c0 .param/l "j" 0 3 191, +C4<010011>;
L_0x1955ca0/d .functor AND 1, L_0x1955d60, L_0x195a5b0, C4<1>, C4<1>;
L_0x1955ca0 .delay 1 (5000,5000,5000) L_0x1955ca0/d;
v0x18f3280_0 .net *"_s1", 0 0, L_0x1955d60;  1 drivers
S_0x18f3360 .scope generate, "genblk2[20]" "genblk2[20]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f3570 .param/l "j" 0 3 191, +C4<010100>;
L_0x1955ec0/d .functor AND 1, L_0x1955f80, L_0x195a5b0, C4<1>, C4<1>;
L_0x1955ec0 .delay 1 (5000,5000,5000) L_0x1955ec0/d;
v0x18f3630_0 .net *"_s1", 0 0, L_0x1955f80;  1 drivers
S_0x18f3710 .scope generate, "genblk2[21]" "genblk2[21]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f3920 .param/l "j" 0 3 191, +C4<010101>;
L_0x1956bf0/d .functor AND 1, L_0x1956cb0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956bf0 .delay 1 (5000,5000,5000) L_0x1956bf0/d;
v0x18f39e0_0 .net *"_s1", 0 0, L_0x1956cb0;  1 drivers
S_0x18f3ac0 .scope generate, "genblk2[22]" "genblk2[22]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f3cd0 .param/l "j" 0 3 191, +C4<010110>;
L_0x1956540/d .functor AND 1, L_0x1956600, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956540 .delay 1 (5000,5000,5000) L_0x1956540/d;
v0x18f3d90_0 .net *"_s1", 0 0, L_0x1956600;  1 drivers
S_0x18f3e70 .scope generate, "genblk2[23]" "genblk2[23]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f4080 .param/l "j" 0 3 191, +C4<010111>;
L_0x1956760/d .functor AND 1, L_0x1956820, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956760 .delay 1 (5000,5000,5000) L_0x1956760/d;
v0x18f4140_0 .net *"_s1", 0 0, L_0x1956820;  1 drivers
S_0x18f4220 .scope generate, "genblk2[24]" "genblk2[24]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f4430 .param/l "j" 0 3 191, +C4<011000>;
L_0x1956980/d .functor AND 1, L_0x1956a40, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956980 .delay 1 (5000,5000,5000) L_0x1956980/d;
v0x18f44f0_0 .net *"_s1", 0 0, L_0x1956a40;  1 drivers
S_0x18f45d0 .scope generate, "genblk2[25]" "genblk2[25]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f47e0 .param/l "j" 0 3 191, +C4<011001>;
L_0x1956ae0/d .functor AND 1, L_0x1957530, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956ae0 .delay 1 (5000,5000,5000) L_0x1956ae0/d;
v0x18f48a0_0 .net *"_s1", 0 0, L_0x1957530;  1 drivers
S_0x18f4980 .scope generate, "genblk2[26]" "genblk2[26]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f4b90 .param/l "j" 0 3 191, +C4<011010>;
L_0x1956e10/d .functor AND 1, L_0x1956ed0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1956e10 .delay 1 (5000,5000,5000) L_0x1956e10/d;
v0x18f4c50_0 .net *"_s1", 0 0, L_0x1956ed0;  1 drivers
S_0x18f4d30 .scope generate, "genblk2[27]" "genblk2[27]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f4f40 .param/l "j" 0 3 191, +C4<011011>;
L_0x1957030/d .functor AND 1, L_0x19570f0, L_0x195a5b0, C4<1>, C4<1>;
L_0x1957030 .delay 1 (5000,5000,5000) L_0x1957030/d;
v0x18f5000_0 .net *"_s1", 0 0, L_0x19570f0;  1 drivers
S_0x18f50e0 .scope generate, "genblk2[28]" "genblk2[28]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f52f0 .param/l "j" 0 3 191, +C4<011100>;
L_0x1957250/d .functor AND 1, L_0x1957310, L_0x195a5b0, C4<1>, C4<1>;
L_0x1957250 .delay 1 (5000,5000,5000) L_0x1957250/d;
v0x18f53b0_0 .net *"_s1", 0 0, L_0x1957310;  1 drivers
S_0x18f5490 .scope generate, "genblk2[29]" "genblk2[29]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f56a0 .param/l "j" 0 3 191, +C4<011101>;
L_0x19573b0/d .functor AND 1, L_0x1957dd0, L_0x195a5b0, C4<1>, C4<1>;
L_0x19573b0 .delay 1 (5000,5000,5000) L_0x19573b0/d;
v0x18f5760_0 .net *"_s1", 0 0, L_0x1957dd0;  1 drivers
S_0x18f5840 .scope generate, "genblk2[30]" "genblk2[30]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f5a50 .param/l "j" 0 3 191, +C4<011110>;
L_0x1957690/d .functor AND 1, L_0x1957750, L_0x195a5b0, C4<1>, C4<1>;
L_0x1957690 .delay 1 (5000,5000,5000) L_0x1957690/d;
v0x18f5b10_0 .net *"_s1", 0 0, L_0x1957750;  1 drivers
S_0x18f5bf0 .scope generate, "genblk2[31]" "genblk2[31]" 3 191, 3 191 0, S_0x17f3860;
 .timescale -9 -12;
P_0x18f5e00 .param/l "j" 0 3 191, +C4<011111>;
L_0x19578b0/d .functor AND 1, L_0x1957970, L_0x195a5b0, C4<1>, C4<1>;
L_0x19578b0 .delay 1 (5000,5000,5000) L_0x19578b0/d;
v0x18f5ec0_0 .net *"_s1", 0 0, L_0x1957970;  1 drivers
S_0x18f5fa0 .scope module, "overflowCalc" "didOverflow" 3 169, 3 8 0, S_0x17f3860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x19583f0/d .functor XOR 1, L_0x1958a40, L_0x1955630, C4<0>, C4<0>;
L_0x19583f0 .delay 1 (5000,5000,5000) L_0x19583f0/d;
L_0x19584b0/d .functor NOT 1, L_0x1959c00, C4<0>, C4<0>, C4<0>;
L_0x19584b0 .delay 1 (5000,5000,5000) L_0x19584b0/d;
L_0x1959170/d .functor NOT 1, L_0x19583f0, C4<0>, C4<0>, C4<0>;
L_0x1959170 .delay 1 (5000,5000,5000) L_0x1959170/d;
L_0x1959280/d .functor NOT 1, L_0x1958b30, C4<0>, C4<0>, C4<0>;
L_0x1959280 .delay 1 (5000,5000,5000) L_0x1959280/d;
L_0x19593e0/d .functor AND 1, L_0x1959c00, L_0x19583f0, C4<1>, C4<1>;
L_0x19593e0 .delay 1 (5000,5000,5000) L_0x19593e0/d;
L_0x19594f0/d .functor AND 1, L_0x19584b0, L_0x1959170, C4<1>, C4<1>;
L_0x19594f0 .delay 1 (5000,5000,5000) L_0x19594f0/d;
L_0x19596a0/d .functor AND 1, L_0x19593e0, L_0x1959280, C4<1>, C4<1>;
L_0x19596a0 .delay 1 (5000,5000,5000) L_0x19596a0/d;
L_0x1959850/d .functor AND 1, L_0x19594f0, L_0x1958b30, C4<1>, C4<1>;
L_0x1959850 .delay 1 (5000,5000,5000) L_0x1959850/d;
L_0x1959a50/d .functor OR 1, L_0x19596a0, L_0x1959850, C4<0>, C4<0>;
L_0x1959a50 .delay 1 (5000,5000,5000) L_0x1959a50/d;
v0x18f6220_0 .net "BxorSub", 0 0, L_0x19583f0;  1 drivers
v0x18f6300_0 .net "a", 0 0, L_0x1959c00;  1 drivers
v0x18f63c0_0 .net "aAndB", 0 0, L_0x19593e0;  1 drivers
v0x18f6490_0 .net "b", 0 0, L_0x1958a40;  1 drivers
v0x18f6550_0 .net "negToPos", 0 0, L_0x19596a0;  1 drivers
v0x18f6660_0 .net "notA", 0 0, L_0x19584b0;  1 drivers
v0x18f6720_0 .net "notB", 0 0, L_0x1959170;  1 drivers
v0x18f67e0_0 .net "notS", 0 0, L_0x1959280;  1 drivers
v0x18f68a0_0 .net "notaAndNotb", 0 0, L_0x19594f0;  1 drivers
v0x18f69f0_0 .net "overflow", 0 0, L_0x1959a50;  alias, 1 drivers
v0x18f6ab0_0 .net "posToNeg", 0 0, L_0x1959850;  1 drivers
v0x18f6b70_0 .net "s", 0 0, L_0x1958b30;  1 drivers
v0x18f6c30_0 .net "sub", 0 0, L_0x1955630;  alias, 1 drivers
S_0x18c8e50 .scope module, "zeroCalc" "isZero" 3 199, 3 121 0, S_0x17f3860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x195abe0/0/0 .functor OR 1, L_0x195adb0, L_0x195afa0, L_0x195b040, L_0x195b130;
L_0x195abe0/0/4 .functor OR 1, L_0x195b220, L_0x195c2b0, L_0x195c350, L_0x195c440;
L_0x195abe0/0/8 .functor OR 1, L_0x195c580, L_0x195c670, L_0x195c7c0, L_0x195c860;
L_0x195abe0/0/12 .functor OR 1, L_0x195c9c0, L_0x195c1a0, L_0x195cd40, L_0x195ce30;
L_0x195abe0/0/16 .functor OR 1, L_0x195cfb0, L_0x195d0a0, L_0x195d230, L_0x195d2d0;
L_0x195abe0/0/20 .functor OR 1, L_0x195d190, L_0x195d4c0, L_0x195d3c0, L_0x195d6c0;
L_0x195abe0/0/24 .functor OR 1, L_0x195d5b0, L_0x195d8d0, L_0x195d7b0, L_0x195daf0;
L_0x195abe0/0/28 .functor OR 1, L_0x195d9c0, L_0x195cab0, L_0x195cca0, L_0x195dbe0;
L_0x195abe0/1/0 .functor OR 1, L_0x195abe0/0/0, L_0x195abe0/0/4, L_0x195abe0/0/8, L_0x195abe0/0/12;
L_0x195abe0/1/4 .functor OR 1, L_0x195abe0/0/16, L_0x195abe0/0/20, L_0x195abe0/0/24, L_0x195abe0/0/28;
L_0x195abe0/d .functor NOR 1, L_0x195abe0/1/0, L_0x195abe0/1/4, C4<0>, C4<0>;
L_0x195abe0 .delay 1 (5000,5000,5000) L_0x195abe0/d;
v0x18eee90_0 .net *"_s10", 0 0, L_0x195b220;  1 drivers
v0x18eef90_0 .net *"_s12", 0 0, L_0x195c2b0;  1 drivers
v0x18c9040_0 .net *"_s14", 0 0, L_0x195c350;  1 drivers
v0x18c9150_0 .net *"_s16", 0 0, L_0x195c440;  1 drivers
v0x18f78f0_0 .net *"_s18", 0 0, L_0x195c580;  1 drivers
v0x18f7a20_0 .net *"_s2", 0 0, L_0x195adb0;  1 drivers
v0x18f7b00_0 .net *"_s20", 0 0, L_0x195c670;  1 drivers
v0x18f7be0_0 .net *"_s22", 0 0, L_0x195c7c0;  1 drivers
v0x18f7cc0_0 .net *"_s24", 0 0, L_0x195c860;  1 drivers
v0x18f7e30_0 .net *"_s26", 0 0, L_0x195c9c0;  1 drivers
v0x18f7f10_0 .net *"_s28", 0 0, L_0x195c1a0;  1 drivers
v0x18f7ff0_0 .net *"_s30", 0 0, L_0x195cd40;  1 drivers
v0x18f80d0_0 .net *"_s32", 0 0, L_0x195ce30;  1 drivers
v0x18f81b0_0 .net *"_s34", 0 0, L_0x195cfb0;  1 drivers
v0x18f8290_0 .net *"_s36", 0 0, L_0x195d0a0;  1 drivers
v0x18f8370_0 .net *"_s38", 0 0, L_0x195d230;  1 drivers
v0x18f8450_0 .net *"_s4", 0 0, L_0x195afa0;  1 drivers
v0x18f8600_0 .net *"_s40", 0 0, L_0x195d2d0;  1 drivers
v0x18f86a0_0 .net *"_s42", 0 0, L_0x195d190;  1 drivers
v0x18f8780_0 .net *"_s44", 0 0, L_0x195d4c0;  1 drivers
v0x18f8860_0 .net *"_s46", 0 0, L_0x195d3c0;  1 drivers
v0x18f8940_0 .net *"_s48", 0 0, L_0x195d6c0;  1 drivers
v0x18f8a20_0 .net *"_s50", 0 0, L_0x195d5b0;  1 drivers
v0x18f8b00_0 .net *"_s52", 0 0, L_0x195d8d0;  1 drivers
v0x18f8be0_0 .net *"_s54", 0 0, L_0x195d7b0;  1 drivers
v0x18f8cc0_0 .net *"_s56", 0 0, L_0x195daf0;  1 drivers
v0x18f8da0_0 .net *"_s58", 0 0, L_0x195d9c0;  1 drivers
v0x18f8e80_0 .net *"_s6", 0 0, L_0x195b040;  1 drivers
v0x18f8f60_0 .net *"_s60", 0 0, L_0x195cab0;  1 drivers
v0x18f9040_0 .net *"_s62", 0 0, L_0x195cca0;  1 drivers
v0x18f9120_0 .net *"_s64", 0 0, L_0x195dbe0;  1 drivers
v0x18f9200_0 .net *"_s8", 0 0, L_0x195b130;  1 drivers
v0x18f92e0_0 .net "a", 31 0, L_0x1959d60;  alias, 1 drivers
v0x18f8530_0 .net "out", 0 0, L_0x195abe0;  alias, 1 drivers
L_0x195adb0 .part L_0x1959d60, 0, 1;
L_0x195afa0 .part L_0x1959d60, 1, 1;
L_0x195b040 .part L_0x1959d60, 2, 1;
L_0x195b130 .part L_0x1959d60, 3, 1;
L_0x195b220 .part L_0x1959d60, 4, 1;
L_0x195c2b0 .part L_0x1959d60, 5, 1;
L_0x195c350 .part L_0x1959d60, 6, 1;
L_0x195c440 .part L_0x1959d60, 7, 1;
L_0x195c580 .part L_0x1959d60, 8, 1;
L_0x195c670 .part L_0x1959d60, 9, 1;
L_0x195c7c0 .part L_0x1959d60, 10, 1;
L_0x195c860 .part L_0x1959d60, 11, 1;
L_0x195c9c0 .part L_0x1959d60, 12, 1;
L_0x195c1a0 .part L_0x1959d60, 13, 1;
L_0x195cd40 .part L_0x1959d60, 14, 1;
L_0x195ce30 .part L_0x1959d60, 15, 1;
L_0x195cfb0 .part L_0x1959d60, 16, 1;
L_0x195d0a0 .part L_0x1959d60, 17, 1;
L_0x195d230 .part L_0x1959d60, 18, 1;
L_0x195d2d0 .part L_0x1959d60, 19, 1;
L_0x195d190 .part L_0x1959d60, 20, 1;
L_0x195d4c0 .part L_0x1959d60, 21, 1;
L_0x195d3c0 .part L_0x1959d60, 22, 1;
L_0x195d6c0 .part L_0x1959d60, 23, 1;
L_0x195d5b0 .part L_0x1959d60, 24, 1;
L_0x195d8d0 .part L_0x1959d60, 25, 1;
L_0x195d7b0 .part L_0x1959d60, 26, 1;
L_0x195daf0 .part L_0x1959d60, 27, 1;
L_0x195d9c0 .part L_0x1959d60, 28, 1;
L_0x195cab0 .part L_0x1959d60, 29, 1;
L_0x195cca0 .part L_0x1959d60, 30, 1;
L_0x195dbe0 .part L_0x1959d60, 31, 1;
    .scope S_0x17f9580;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x17f3860 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x18fcd90_0, 3, 1>, &PV<v0x18fcd90_0, 2, 1>, &PV<v0x18fcd90_0, 1, 1>, &PV<v0x18fcd90_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x18fcd90_0, 3, 1>, &PV<v0x18fcd90_0, 2, 1>, &PV<v0x18fcd90_0, 1, 1>, &PV<v0x18fcd90_0, 0, 1> {0 0 0};
T_0.2 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 29 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 33 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x18fcd90_0, 3, 1>, &PV<v0x18fcd90_0, 2, 1>, &PV<v0x18fcd90_0, 1, 1>, &PV<v0x18fcd90_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 37 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x18fcd90_0, 3, 1>, &PV<v0x18fcd90_0, 2, 1>, &PV<v0x18fcd90_0, 1, 1>, &PV<v0x18fcd90_0, 0, 1> {0 0 0};
T_0.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 41 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x18fcd90_0, 3, 1>, &PV<v0x18fcd90_0, 2, 1>, &PV<v0x18fcd90_0, 1, 1>, &PV<v0x18fcd90_0, 0, 1> {0 0 0};
T_0.10 ;
    %vpi_call 2 43 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.12 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.14 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 48 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.16 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.20 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 52 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.22 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 53 "$display", "ZERO FAILED - was not 0 part 1" {0 0 0};
T_0.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.26 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 56 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.28 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 57 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 58 "$display", "ZERO FAILED - was not 0 part 2" {0 0 0};
T_0.32 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 60 "$display", "n + n = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 61 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 62 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 63 "$display", "ZERO FAILED - was not 0 part 3" {0 0 0};
T_0.40 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 65 "$display", "n + n = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.42 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 66 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 67 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.46 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 0 part 4" {0 0 0};
T_0.48 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 70 "$display", "n + p = 0 TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.50 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 71 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 72 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.54 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was 0" {0 0 0};
T_0.56 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 75 "$display", "n + p = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.58 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 76 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.60 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 77 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.62 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 78 "$display", "ZERO FAILED - was not 0 part 5" {0 0 0};
T_0.64 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 80 "$display", "n + p = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.66 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 81 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.68 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 82 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.70 ;
    %vpi_call 2 85 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 88 "$display", "0 - p = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.72 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 89 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.74 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 90 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 92 "$display", "0 - n = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.78 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 93 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.80 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 94 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.82 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 96 "$display", "n - n = 0 TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.84 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 97 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.86 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 98 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 99 "$display", "ZERO FAILED - was 0 part 1" {0 0 0};
T_0.90 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 101 "$display", "p - p = 0 TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 102 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 103 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 104 "$display", "ZERO FAILED - was 0 part 2" {0 0 0};
T_0.98 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 106 "$display", "p - p = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.100 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 107 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.102 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 108 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.104 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 109 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.106 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 2717959557, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 111 "$display", "p - p = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.108 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 112 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.110 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 113 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.112 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 115 "$display", "n - n = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.114 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 116 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.116 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 117 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.118 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483651, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 119 "$display", "n - n = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.120 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 120 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.122 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 121 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.124 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 123 "$display", "p - n = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.126 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 124 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.128 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 125 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.130 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 127 "$display", "p - n = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.132 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 128 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.134 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 129 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 131 "$display", "n - p = n TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.138 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 132 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.140 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 133 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 135 "$display", "n - p = p TEST FAILED - result: %d", v0x18fcd90_0 {0 0 0};
T_0.144 ;
    %load/vec4 v0x18fcca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 136 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.146 ;
    %load/vec4 v0x18fc940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 137 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.148 ;
    %vpi_call 2 139 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x18fca00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 142 "$display", "0 < p TEST FAILED - result: %b", v0x18fcd90_0 {0 0 0};
T_0.150 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 144 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.152 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.154, 4;
    %vpi_call 2 146 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.154 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.156, 4;
    %vpi_call 2 148 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.156 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.158, 4;
    %vpi_call 2 150 "$display", "p < p TEST FAILED" {0 0 0};
T_0.158 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.160, 4;
    %vpi_call 2 152 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.160 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.162, 4;
    %vpi_call 2 154 "$display", "n < n TEST FAILED" {0 0 0};
T_0.162 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.164, 4;
    %vpi_call 2 156 "$display", "n not < n TEST FAILED %b", v0x18fcd90_0 {0 0 0};
T_0.164 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.166, 4;
    %vpi_call 2 158 "$display", "n < p TEST FAILED" {0 0 0};
T_0.166 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.168, 4;
    %vpi_call 2 159 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.168 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x18fcad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x18fcbd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x18fcd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.170, 4;
    %vpi_call 2 161 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.170 ;
    %load/vec4 v0x18fce80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.172, 4;
    %vpi_call 2 162 "$display", "ZERO FAILED - was 0 %b   %b ", v0x18fce80_0, v0x18fcd90_0 {0 0 0};
T_0.172 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu_paige.v";
