/*
 * Copyright 2007-2009 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/
#ifndef MCFQSPI_H_
#define MCFQSPI_H_

#define QSPI_CS_INIT     0x01
#define QSPI_CS_ASSERT	 0x02
#define QSPI_CS_DROP	 0x04

#define QSPIIOCS_DOUT_HIZ 1	/* QMR[DOHIE] set hi-z dout between transfers */
#define QSPIIOCS_BITS     2	/* QMR[BITS] set transfer size */
#define QSPIIOCG_BITS     3	/* QMR[BITS] get transfer size */
#define QSPIIOCS_CPOL     4	/* QMR[CPOL] set SCK inactive state */
#define QSPIIOCS_CPHA     5	/* QMR[CPHA] set SCK phase, 1=rising edge */
#define QSPIIOCS_BAUD     6	/* QMR[BAUD] set SCK baud rate divider */
#define QSPIIOCS_QCD      7	/* QDLYR[QCD] set start delay */
#define QSPIIOCS_DTL      8	/* QDLYR[DTL] set after delay */
#define QSPIIOCS_CONT     9	/* continuous CS asserted during transfer */
#define QSPIIOCS_READDATA 10	/* set data send during read */
#define QSPIIOCS_ODD_MOD  11	/* Odd length 16 bit buffers are finalized with
				   an 8-bit transfer */
#define QSPIIOCS_DSP_MOD  12	/* transfers are bounded to 15/30 bytes (a
				   multiple of 3 bytes = 1 DSPword) */
#define QSPIIOCS_POLL_MOD 13	/* driver uses polling instead of interrupts */
#define QSPIIOCS_SET_CSIV 14	/* sets CSIV flag (cs inactive level) */

#ifdef CONFIG_M520x
#undef  MCF_GPIO_PAR_QSPI
#define MCF_GPIO_PAR_QSPI (0xA4034)
#endif

struct coldfire_spi_master {
	u16 bus_num;
	u16 num_chipselect;
	u8  irq_source;
	u32 irq_vector;
	u32 irq_mask;
	u8  irq_lp;
	u8  par_val;
	u16 par_val16;
	u32 *irq_list;
	void (*cs_control)(u8 cs, u8 command);
};


struct coldfire_spi_chip {
	u8 mode;
	u8 bits_per_word;
	u8 del_cs_to_clk;
	u8 del_after_trans;
	u16 void_write_data;
};

struct qspi_read_data {
	__u32 length;
	__u8 *buf;		/* data to send during read */
	unsigned int loop:1;
};

#endif /*MCFQSPI_H_*/
