# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Oct 01 16:50:19 2019
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-poc8jeu, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro/specctra.did
# Current time = Tue Oct 01 16:50:20 2019
# PCB C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -5.4500 ylo= -3.4500 xhi=125.4500 yhi= 83.4500
# Total 2 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 78, Vias Processed 24
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 6, Images Processed 10, Padstacks Processed 9
# Nets Processed 47, Net Terminals 122
# PCB Area= 9401.000  EIC=8  Area/EIC=1175.125  SMDs=1
# Total Pin Count: 113
# Signal Connections Created 2
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Nets 47 Connections 52 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 24
# Percent Connected   88.46
# Manhattan Length 2778.7600 Horizontal 2066.2987 Vertical 712.4613
# Routed Length 2857.8800 Horizontal 2058.1200 Vertical 799.7600
# Ratio Actual / Manhattan   1.0285
# Unconnected Length  73.6600 Horizontal  60.9600 Vertical  12.7000
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
