DECL|DAC_OPA_VALID|macro|DAC_OPA_VALID
DECL|EM_OPAMP_H|macro|EM_OPAMP_H
DECL|OPA0|enumerator|OPA0 = 0, /**< Select OPA0. */
DECL|OPA1|enumerator|OPA1 = 1, /**< Select OPA1. */
DECL|OPA2|enumerator|OPA2 = 2 /**< Select OPA2. */
DECL|OPAMP_DrvStr_Typedef|typedef|} OPAMP_DrvStr_Typedef;
DECL|OPAMP_Init_TypeDef|typedef|} OPAMP_Init_TypeDef;
DECL|OPAMP_NegSel_TypeDef|typedef|} OPAMP_NegSel_TypeDef;
DECL|OPAMP_OutMode_TypeDef|typedef|} OPAMP_OutMode_TypeDef;
DECL|OPAMP_OutScale_Typedef|typedef|} OPAMP_OutScale_Typedef;
DECL|OPAMP_PosSel_TypeDef|typedef|} OPAMP_PosSel_TypeDef;
DECL|OPAMP_PrsMode_TypeDef|typedef|} OPAMP_PrsMode_TypeDef;
DECL|OPAMP_PrsOut_TypeDef|typedef|} OPAMP_PrsOut_TypeDef;
DECL|OPAMP_PrsSel_TypeDef|typedef|} OPAMP_PrsSel_TypeDef;
DECL|OPAMP_ResInMux_TypeDef|typedef|} OPAMP_ResInMux_TypeDef;
DECL|OPAMP_ResSel_TypeDef|typedef|} OPAMP_ResSel_TypeDef;
DECL|OPAMP_TypeDef|typedef|} OPAMP_TypeDef;
DECL|OPA_INIT_CASCADED_INVERTING_OPA0|macro|OPA_INIT_CASCADED_INVERTING_OPA0
DECL|OPA_INIT_CASCADED_INVERTING_OPA0|macro|OPA_INIT_CASCADED_INVERTING_OPA0
DECL|OPA_INIT_CASCADED_INVERTING_OPA1|macro|OPA_INIT_CASCADED_INVERTING_OPA1
DECL|OPA_INIT_CASCADED_INVERTING_OPA1|macro|OPA_INIT_CASCADED_INVERTING_OPA1
DECL|OPA_INIT_CASCADED_INVERTING_OPA2|macro|OPA_INIT_CASCADED_INVERTING_OPA2
DECL|OPA_INIT_CASCADED_INVERTING_OPA2|macro|OPA_INIT_CASCADED_INVERTING_OPA2
DECL|OPA_INIT_CASCADED_NON_INVERTING_OPA0|macro|OPA_INIT_CASCADED_NON_INVERTING_OPA0
DECL|OPA_INIT_CASCADED_NON_INVERTING_OPA0|macro|OPA_INIT_CASCADED_NON_INVERTING_OPA0
DECL|OPA_INIT_CASCADED_NON_INVERTING_OPA1|macro|OPA_INIT_CASCADED_NON_INVERTING_OPA1
DECL|OPA_INIT_CASCADED_NON_INVERTING_OPA1|macro|OPA_INIT_CASCADED_NON_INVERTING_OPA1
DECL|OPA_INIT_CASCADED_NON_INVERTING_OPA2|macro|OPA_INIT_CASCADED_NON_INVERTING_OPA2
DECL|OPA_INIT_CASCADED_NON_INVERTING_OPA2|macro|OPA_INIT_CASCADED_NON_INVERTING_OPA2
DECL|OPA_INIT_DIFF_DRIVER_OPA0|macro|OPA_INIT_DIFF_DRIVER_OPA0
DECL|OPA_INIT_DIFF_DRIVER_OPA0|macro|OPA_INIT_DIFF_DRIVER_OPA0
DECL|OPA_INIT_DIFF_DRIVER_OPA1|macro|OPA_INIT_DIFF_DRIVER_OPA1
DECL|OPA_INIT_DIFF_DRIVER_OPA1|macro|OPA_INIT_DIFF_DRIVER_OPA1
DECL|OPA_INIT_DIFF_RECEIVER_OPA0|macro|OPA_INIT_DIFF_RECEIVER_OPA0
DECL|OPA_INIT_DIFF_RECEIVER_OPA0|macro|OPA_INIT_DIFF_RECEIVER_OPA0
DECL|OPA_INIT_DIFF_RECEIVER_OPA1|macro|OPA_INIT_DIFF_RECEIVER_OPA1
DECL|OPA_INIT_DIFF_RECEIVER_OPA1|macro|OPA_INIT_DIFF_RECEIVER_OPA1
DECL|OPA_INIT_DIFF_RECEIVER_OPA2|macro|OPA_INIT_DIFF_RECEIVER_OPA2
DECL|OPA_INIT_DIFF_RECEIVER_OPA2|macro|OPA_INIT_DIFF_RECEIVER_OPA2
DECL|OPA_INIT_INSTR_AMP_OPA0|macro|OPA_INIT_INSTR_AMP_OPA0
DECL|OPA_INIT_INSTR_AMP_OPA1|macro|OPA_INIT_INSTR_AMP_OPA1
DECL|OPA_INIT_INVERTING_OPA2|macro|OPA_INIT_INVERTING_OPA2
DECL|OPA_INIT_INVERTING|macro|OPA_INIT_INVERTING
DECL|OPA_INIT_INVERTING|macro|OPA_INIT_INVERTING
DECL|OPA_INIT_NON_INVERTING_OPA2|macro|OPA_INIT_NON_INVERTING_OPA2
DECL|OPA_INIT_NON_INVERTING|macro|OPA_INIT_NON_INVERTING
DECL|OPA_INIT_NON_INVERTING|macro|OPA_INIT_NON_INVERTING
DECL|OPA_INIT_UNITY_GAIN_OPA2|macro|OPA_INIT_UNITY_GAIN_OPA2
DECL|OPA_INIT_UNITY_GAIN|macro|OPA_INIT_UNITY_GAIN
DECL|OPA_INIT_UNITY_GAIN|macro|OPA_INIT_UNITY_GAIN
DECL|VDAC_OPA_VALID|macro|VDAC_OPA_VALID
DECL|aportXMasterDisable|member|bool aportXMasterDisable; /**< Disable bus master request on APORT X. */
DECL|aportYMasterDisable|member|bool aportYMasterDisable; /**< Disable bus master request on APORT Y. */
DECL|bias|member|uint32_t bias; /**< Set OPAMP bias current. */
DECL|defaultOffsetN|member|bool defaultOffsetN; /**< Use factory calibrated opamp inverting input
DECL|defaultOffsetP|member|bool defaultOffsetP; /**< Use factory calibrated opamp non-inverting
DECL|defaultOffset|member|bool defaultOffset; /**< Use factory calibrated opamp offset value. */
DECL|drvStr|member|OPAMP_DrvStr_Typedef drvStr; /**< OPAx operation mode. */
DECL|gain3xEn|member|bool gain3xEn; /**< Enable 3x gain resistor ladder. */
DECL|halfBias|member|bool halfBias; /**< Divide OPAMP bias current by 2. */
DECL|halfDrvStr|member|bool halfDrvStr; /**< Half or full output drive strength. */
DECL|hcmDisable|member|bool hcmDisable; /**< Disable input rail-to-rail capability. */
DECL|hcmDisable|member|bool hcmDisable; /**< Disable input rail-to-rail capability. */
DECL|lpfNegPadDisable|member|bool lpfNegPadDisable; /**< Disable low pass filter on negative pad. */
DECL|lpfPosPadDisable|member|bool lpfPosPadDisable; /**< Disable low pass filter on positive pad. */
DECL|negSel|member|OPAMP_NegSel_TypeDef negSel; /**< Select input source for negative terminal. */
DECL|nextOut|member|bool nextOut; /**< Enable NEXTOUT signal source. */
DECL|npEn|member|bool npEn; /**< Enable positive pad. */
DECL|offsetN|member|uint32_t offsetN; /**< Opamp inverting input offset value when
DECL|offsetP|member|uint32_t offsetP; /**< Opamp non-inverting input offset value when
DECL|offset|member|uint32_t offset; /**< Opamp offset value when @ref defaultOffset is
DECL|opaDrvStrDefault|enumerator|opaDrvStrDefault = VDAC_OPA_CTRL_DRIVESTRENGTH_DEFAULT, /**< Default value. */
DECL|opaDrvStrHighAccHighStr|enumerator|opaDrvStrHighAccHighStr = (2 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT), /**< High accuracy with high drive stregth. */
DECL|opaDrvStrHigherAccHighStr|enumerator|opaDrvStrHigherAccHighStr = (3 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT), /**< Higher accuracy with high drive stregth. */
DECL|opaDrvStrLowAccLowStr|enumerator|opaDrvStrLowAccLowStr = (1 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT), /**< Low accuracy with low drive stregth. */
DECL|opaDrvStrLowerAccLowStr|enumerator|opaDrvStrLowerAccLowStr = (0 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT), /**< Lower accuracy with low drive stregth. */
DECL|opaNegSelDisable|enumerator|opaNegSelDisable = DAC_OPA0MUX_NEGSEL_DISABLE, /**< Input disabled. */
DECL|opaNegSelNegPad|enumerator|opaNegSelNegPad = DAC_OPA0MUX_NEGSEL_NEGPAD /**< Negative pad as input. */
DECL|opaNegSelResTap|enumerator|opaNegSelResTap = DAC_OPA0MUX_NEGSEL_OPATAP, /**< Feedback resistor ladder tap. */
DECL|opaNegSelUnityGain|enumerator|opaNegSelUnityGain = DAC_OPA0MUX_NEGSEL_UG, /**< Unity gain feedback path. */
DECL|opaOutModeAll|enumerator|opaOutModeAll = DAC_OPA0MUX_OUTMODE_ALL /**< Both main and alternate enabled (not OPA2). */
DECL|opaOutModeAlt|enumerator|opaOutModeAlt = DAC_OPA0MUX_OUTMODE_ALT, /**< Alternate output(s) enabled (not OPA2). */
DECL|opaOutModeDisable|enumerator|opaOutModeDisable = DAC_OPA0MUX_OUTMODE_DISABLE, /**< OPA output disabled. */
DECL|opaOutModeMain|enumerator|opaOutModeMain = DAC_OPA0MUX_OUTMODE_MAIN, /**< Main output to pin enabled. */
DECL|opaOutSacleHalf|enumerator|opaOutSacleHalf = VDAC_OPA_CTRL_OUTSCALE_HALF, /**< OPAMP uses half output drive strength. */
DECL|opaOutScaleDefault|enumerator|opaOutScaleDefault = VDAC_OPA_CTRL_OUTSCALE_DEFAULT, /**< Default OPAM output drive strength. */
DECL|opaOutScaleFull|enumerator|opaOutScaleFull = VDAC_OPA_CTRL_OUTSCALE_FULL, /**< OPAMP uses full output drive strength. */
DECL|opaPosSelDac|enumerator|opaPosSelDac = DAC_OPA0MUX_POSSEL_DAC, /**< DAC as input (not OPA2). */
DECL|opaPosSelDisable|enumerator|opaPosSelDisable = DAC_OPA0MUX_POSSEL_DISABLE, /**< Input disabled. */
DECL|opaPosSelOpaIn|enumerator|opaPosSelOpaIn = DAC_OPA0MUX_POSSEL_OPA0INP, /**< Input from OPAx. */
DECL|opaPosSelPosPad|enumerator|opaPosSelPosPad = DAC_OPA0MUX_POSSEL_POSPAD, /**< Positive pad as input. */
DECL|opaPosSelResTapOpa0|enumerator|opaPosSelResTapOpa0 = DAC_OPA0MUX_POSSEL_OPATAP /**< Feedback resistor ladder tap from OPA0. */
DECL|opaPrsModeDefault|enumerator|opaPrsModeDefault = VDAC_OPA_CTRL_PRSMODE_DEFAULT, /**< Default value when PRS is not the trigger. */
DECL|opaPrsModePulsed|enumerator|opaPrsModePulsed = VDAC_OPA_CTRL_PRSMODE_PULSED, /**< PRS trigger is a pulse that starts the OPAMP
DECL|opaPrsModeTimed|enumerator|opaPrsModeTimed = VDAC_OPA_CTRL_PRSMODE_TIMED, /**< PRS trigger is a pulse long enough to provide the
DECL|opaPrsOutDefault|enumerator|opaPrsOutDefault = VDAC_OPA_CTRL_PRSOUTMODE_DEFAULT, /**< Default value. */
DECL|opaPrsOutOutValid|enumerator|opaPrsOutOutValid = VDAC_OPA_CTRL_PRSOUTMODE_OUTVALID, /**< Outvalid status available on PRS. */
DECL|opaPrsOutWarm|enumerator|opaPrsOutWarm = VDAC_OPA_CTRL_PRSOUTMODE_WARM, /**< Warm status available on PRS. */
DECL|opaPrsSelCh0|enumerator|opaPrsSelCh0 = VDAC_OPA_CTRL_PRSSEL_PRSCH0, /**< PRS channel 0 triggers OPAMP. */
DECL|opaPrsSelCh10|enumerator|opaPrsSelCh10 = VDAC_OPA_CTRL_PRSSEL_PRSCH10, /**< PRS channel 10 triggers OPAMP. */
DECL|opaPrsSelCh11|enumerator|opaPrsSelCh11 = VDAC_OPA_CTRL_PRSSEL_PRSCH11, /**< PRS channel 11 triggers OPAMP. */
DECL|opaPrsSelCh1|enumerator|opaPrsSelCh1 = VDAC_OPA_CTRL_PRSSEL_PRSCH1, /**< PRS channel 1 triggers OPAMP. */
DECL|opaPrsSelCh2|enumerator|opaPrsSelCh2 = VDAC_OPA_CTRL_PRSSEL_PRSCH2, /**< PRS channel 2 triggers OPAMP. */
DECL|opaPrsSelCh3|enumerator|opaPrsSelCh3 = VDAC_OPA_CTRL_PRSSEL_PRSCH3, /**< PRS channel 3 triggers OPAMP. */
DECL|opaPrsSelCh4|enumerator|opaPrsSelCh4 = VDAC_OPA_CTRL_PRSSEL_PRSCH4, /**< PRS channel 4 triggers OPAMP. */
DECL|opaPrsSelCh5|enumerator|opaPrsSelCh5 = VDAC_OPA_CTRL_PRSSEL_PRSCH5, /**< PRS channel 5 triggers OPAMP. */
DECL|opaPrsSelCh6|enumerator|opaPrsSelCh6 = VDAC_OPA_CTRL_PRSSEL_PRSCH6, /**< PRS channel 6 triggers OPAMP. */
DECL|opaPrsSelCh7|enumerator|opaPrsSelCh7 = VDAC_OPA_CTRL_PRSSEL_PRSCH7, /**< PRS channel 7 triggers OPAMP. */
DECL|opaPrsSelCh8|enumerator|opaPrsSelCh8 = VDAC_OPA_CTRL_PRSSEL_PRSCH8, /**< PRS channel 8 triggers OPAMP. */
DECL|opaPrsSelCh9|enumerator|opaPrsSelCh9 = VDAC_OPA_CTRL_PRSSEL_PRSCH9, /**< PRS channel 9 triggers OPAMP. */
DECL|opaPrsSelDefault|enumerator|opaPrsSelDefault = VDAC_OPA_CTRL_PRSSEL_DEFAULT, /**< Default value when PRS is not the trigger. */
DECL|opaResInMuxDisable|enumerator|opaResInMuxDisable = DAC_OPA0MUX_RESINMUX_DISABLE, /**< Resistor ladder disabled. */
DECL|opaResInMuxNegPad|enumerator|opaResInMuxNegPad = DAC_OPA0MUX_RESINMUX_NEGPAD, /**< Input from negative pad. */
DECL|opaResInMuxOpaIn|enumerator|opaResInMuxOpaIn = DAC_OPA0MUX_RESINMUX_OPA0INP, /**< Input from OPAx. */
DECL|opaResInMuxPosPad|enumerator|opaResInMuxPosPad = DAC_OPA0MUX_RESINMUX_POSPAD, /**< Input from positive pad. */
DECL|opaResInMuxVss|enumerator|opaResInMuxVss = DAC_OPA0MUX_RESINMUX_VSS /**< Input connected to Vss. */
DECL|opaResSelDefault|enumerator|opaResSelDefault = DAC_OPA0MUX_RESSEL_DEFAULT, /**< Default value when resistor ladder is unused. */
DECL|opaResSelR1eq1_67R1|enumerator|opaResSelR1eq1_67R1 = DAC_OPA0MUX_RESSEL_RES2, /**< R2 = 1.67 R1 */
DECL|opaResSelR2eq0_33R1|enumerator|opaResSelR2eq0_33R1 = DAC_OPA0MUX_RESSEL_RES0, /**< R2 = 0.33 * R1 */
DECL|opaResSelR2eq15R1|enumerator|opaResSelR2eq15R1 = DAC_OPA0MUX_RESSEL_RES7 /**< R2 = 15 * R1 */
DECL|opaResSelR2eq2R1|enumerator|opaResSelR2eq2R1 = DAC_OPA0MUX_RESSEL_RES3, /**< R2 = 2 * R1 */
DECL|opaResSelR2eq3R1|enumerator|opaResSelR2eq3R1 = DAC_OPA0MUX_RESSEL_RES4, /**< R2 = 3 * R1 */
DECL|opaResSelR2eq4_33R1|enumerator|opaResSelR2eq4_33R1 = DAC_OPA0MUX_RESSEL_RES5, /**< R2 = 4.33 * R1 */
DECL|opaResSelR2eq7R1|enumerator|opaResSelR2eq7R1 = DAC_OPA0MUX_RESSEL_RES6, /**< R2 = 7 * R1 */
DECL|opaResSelR2eqR1|enumerator|opaResSelR2eqR1 = DAC_OPA0MUX_RESSEL_RES1, /**< R2 = R1 */
DECL|outMode|member|OPAMP_OutMode_TypeDef outMode; /**< Output terminal connection. */
DECL|outPen|member|uint32_t outPen; /**< Alternate output enable bit mask. This value
DECL|posSel|member|OPAMP_PosSel_TypeDef posSel; /**< Select input source for positive terminal. */
DECL|ppEn|member|bool ppEn; /**< Enable negative pad. */
DECL|prsEn|member|bool prsEn; /**< Enable PRS as OPAMP trigger. */
DECL|prsMode|member|OPAMP_PrsMode_TypeDef prsMode; /**< Selects PRS trigger mode. */
DECL|prsOutSel|member|OPAMP_PrsOut_TypeDef prsOutSel; /**< PRS output select. */
DECL|prsSel|member|OPAMP_PrsSel_TypeDef prsSel; /**< PRS channel trigger select. */
DECL|resInMux|member|OPAMP_ResInMux_TypeDef resInMux; /**< Select input source for resistor ladder. */
DECL|resSel|member|OPAMP_ResSel_TypeDef resSel; /**< Select R2/R1 resistor ratio. */
DECL|settleTime|member|uint32_t settleTime; /**< Number of clock cycles to drive the output. */
DECL|shortInputs|member|bool shortInputs; /**< Short OPAMP input terminals. */
DECL|startupDly|member|uint32_t startupDly; /**< OPAx startup delay in us. */
DECL|ugBwScale|member|bool ugBwScale; /**< Unity gain bandwidth scaled by factor of 2.5. */
