// Seed: 2276530131
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1
);
  assign id_0 = 1;
  initial begin
    id_1 = id_2;
  end
endmodule
