--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26109494 paths analyzed, 937 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.969ns.
--------------------------------------------------------------------------------
Slack:                  80.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.907ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.907ns (6.831ns logic, 13.076ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  80.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.811ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.811ns (4.442ns logic, 15.369ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  80.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.725ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y50.C1      net (fanout=3)        0.757   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.725ns (6.830ns logic, 12.895ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  80.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.701ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X15Y49.A5      net (fanout=11)       0.509   temp_pos[5]
    SLICE_X15Y49.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y49.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.701ns (6.854ns logic, 12.847ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  80.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.725ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y50.B1      net (fanout=5)        1.461   n0022[0]
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.725ns (6.836ns logic, 12.889ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  80.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.668ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.A3      net (fanout=8)        0.773   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.A       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_cy<2>121
    SLICE_X14Y50.C5      net (fanout=9)        0.679   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.668ns (6.835ns logic, 12.833ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  80.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.640ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y55.B2      net (fanout=17)       1.298   Sh1779
    SLICE_X13Y55.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=5)        0.974   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.640ns (6.831ns logic, 12.809ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  80.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.637ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y54.B1      net (fanout=17)       1.060   Sh1779
    SLICE_X13Y54.B       Tilo                  0.259   alu/N155
                                                       Mmux_M_alu_a91
    DSP48_X0Y14.B2       net (fanout=7)        1.209   M_alu_a[2]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.637ns (6.831ns logic, 12.806ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  80.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.629ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y50.C1      net (fanout=3)        0.757   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.629ns (4.441ns logic, 15.188ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  80.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.605ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X15Y49.A5      net (fanout=11)       0.509   temp_pos[5]
    SLICE_X15Y49.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y49.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.605ns (4.465ns logic, 15.140ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  80.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.551ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.B4      net (fanout=8)        0.576   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.B       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_cy<4>11_SW0
    SLICE_X13Y48.B4      net (fanout=1)        1.025   decoder/N6
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.551ns (6.836ns logic, 12.715ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  80.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.572ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.A3      net (fanout=8)        0.773   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.A       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_cy<2>121
    SLICE_X14Y50.C5      net (fanout=9)        0.679   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.572ns (4.446ns logic, 15.126ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  80.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.528ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X13Y48.C4      net (fanout=11)       0.336   temp_pos[5]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.528ns (6.854ns logic, 12.674ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.543ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y50.C1      net (fanout=3)        0.757   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y50.B1      net (fanout=5)        1.461   n0022[0]
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.543ns (6.835ns logic, 12.708ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  80.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.519ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X15Y49.A5      net (fanout=11)       0.509   temp_pos[5]
    SLICE_X15Y49.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y49.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y50.B1      net (fanout=5)        1.461   n0022[0]
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.519ns (6.859ns logic, 12.660ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.489ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.DMUX    Taxd                  0.455   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X15Y54.D2      net (fanout=1)        0.736   alu/Mmux_sum3_split[3]
    SLICE_X15Y54.D       Tilo                  0.259   alu/Mmux_alu32
                                                       alu/Mmux_alu33
    SLICE_X15Y56.B2      net (fanout=1)        0.783   alu/Mmux_alu32
    SLICE_X15Y56.B       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu34
    SLICE_X15Y56.A5      net (fanout=6)        0.245   alu/Mmux_alu33
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.489ns (4.409ns logic, 15.080ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  80.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.461ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.A3      net (fanout=8)        0.773   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.A       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_cy<2>121
    SLICE_X14Y50.D6      net (fanout=9)        0.596   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y50.D       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Maddsub_n0039_Madd_lut<1>1
    SLICE_X15Y49.A2      net (fanout=7)        0.881   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X15Y49.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y49.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.461ns (6.835ns logic, 12.626ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.486ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.A3      net (fanout=8)        0.773   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.A       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_cy<2>121
    SLICE_X14Y50.C5      net (fanout=9)        0.679   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y50.B1      net (fanout=5)        1.461   n0022[0]
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.486ns (6.840ns logic, 12.646ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.458ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y50.C1      net (fanout=3)        0.757   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y55.B2      net (fanout=17)       1.298   Sh1779
    SLICE_X13Y55.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=5)        0.974   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.458ns (6.830ns logic, 12.628ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y50.C1      net (fanout=3)        0.757   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y50.C       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X13Y48.C3      net (fanout=10)       1.005   temp_pos[4]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y54.B1      net (fanout=17)       1.060   Sh1779
    SLICE_X13Y54.B       Tilo                  0.259   alu/N155
                                                       Mmux_M_alu_a91
    DSP48_X0Y14.B2       net (fanout=7)        1.209   M_alu_a[2]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (6.830ns logic, 12.625ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.453ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X12Y54.B2      net (fanout=4)        0.988   alu/N146
    SLICE_X12Y54.B       Tilo                  0.254   M_ctrl_alufn[0]
                                                       alu/Mmux_alu313_SW3
    SLICE_X11Y51.D1      net (fanout=1)        1.377   N69
    SLICE_X11Y51.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     19.453ns (4.437ns logic, 15.016ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  80.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.434ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X15Y49.A5      net (fanout=11)       0.509   temp_pos[5]
    SLICE_X15Y49.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y49.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y55.B2      net (fanout=17)       1.298   Sh1779
    SLICE_X13Y55.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=5)        0.974   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.434ns (6.854ns logic, 12.580ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  80.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.431ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X15Y49.A5      net (fanout=11)       0.509   temp_pos[5]
    SLICE_X15Y49.A       Tilo                  0.259   decoder/Sh1773
                                                       decoder/Maddsub_n0039_Madd_xor<3>11
    SLICE_X14Y49.B2      net (fanout=1)        0.543   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y54.B1      net (fanout=17)       1.060   Sh1779
    SLICE_X13Y54.B       Tilo                  0.259   alu/N155
                                                       Mmux_M_alu_a91
    DSP48_X0Y14.B2       net (fanout=7)        1.209   M_alu_a[2]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.431ns (6.854ns logic, 12.577ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  80.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.458ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y55.B2      net (fanout=17)       1.298   Sh1779
    SLICE_X13Y55.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y14.B1       net (fanout=5)        0.974   M_alu_a[1]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y50.B1      net (fanout=5)        1.461   n0022[0]
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.458ns (6.836ns logic, 12.622ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y46.B4      net (fanout=8)        0.576   M_ctrl_sel_new_pos[1]
    SLICE_X13Y46.B       Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00423_rs_cy<4>11_SW0
    SLICE_X13Y48.B4      net (fanout=1)        1.025   decoder/N6
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (4.447ns logic, 15.008ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  80.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X13Y54.B1      net (fanout=17)       1.060   Sh1779
    SLICE_X13Y54.B       Tilo                  0.259   alu/N155
                                                       Mmux_M_alu_a91
    DSP48_X0Y14.B2       net (fanout=7)        1.209   M_alu_a[2]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y50.B1      net (fanout=5)        1.461   n0022[0]
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (6.836ns logic, 12.619ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.447ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X13Y56.C1      net (fanout=11)       2.116   temp_pos[5]
    SLICE_X13Y56.C       Tilo                  0.259   N50
                                                       decoder/Sh17710_SW0
    SLICE_X10Y54.B3      net (fanout=15)       1.183   N28
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.447ns (3.828ns logic, 15.619ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  80.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.411ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y49.A2      net (fanout=2)        0.686   decoder/N79
    SLICE_X14Y49.A       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X14Y49.C1      net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X14Y49.CMUX    Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    DSP48_X0Y14.B0       net (fanout=7)        0.847   M_alu_a[0]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.411ns (6.807ns logic, 12.604ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  80.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.410ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X14Y50.B6      net (fanout=11)       0.605   temp_pos[5]
    SLICE_X14Y50.B       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1774_SW0
    SLICE_X14Y50.A5      net (fanout=2)        0.202   decoder/N79
    SLICE_X14Y50.A       Tilo                  0.235   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1778
    SLICE_X14Y49.D3      net (fanout=1)        0.526   decoder/Sh1778
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X13Y56.B3      net (fanout=17)       1.367   Sh1779
    SLICE_X13Y56.B       Tilo                  0.259   N50
                                                       Mmux_M_alu_a121
    DSP48_X0Y14.B5       net (fanout=6)        1.172   M_alu_a[5]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X12Y56.A6      net (fanout=5)        1.316   n0022[0]
    SLICE_X12Y56.A       Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X10Y57.AX      net (fanout=1)        1.004   M_alu_alu[0]
    SLICE_X10Y57.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.410ns (6.830ns logic, 12.580ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  80.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.432ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D4      net (fanout=13)       2.669   M_state_q_FSM_FFd4_1
    SLICE_X10Y28.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y46.A6      net (fanout=1)        1.757   ctrl/N97
    SLICE_X13Y46.A       Tilo                  0.259   decoder/temp_pos[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y50.D6      net (fanout=8)        0.757   M_ctrl_sel_new_pos[1]
    SLICE_X12Y50.D       Tilo                  0.254   decoder/Mmux__n00423_rs_lut[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X13Y48.B2      net (fanout=3)        1.205   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X13Y48.B       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Mmux__n00423_rs_xor<5>11
    SLICE_X13Y48.C4      net (fanout=11)       0.336   temp_pos[5]
    SLICE_X13Y48.C       Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<5>1
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X14Y49.B6      net (fanout=3)        0.543   Maddsub_n0039_Madd_cy[3]
    SLICE_X14Y49.B       Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X14Y49.D1      net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X14Y49.CMUX    Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X10Y54.B5      net (fanout=17)       1.220   Sh1779
    SLICE_X10Y54.B       Tilo                  0.235   GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a11
    SLICE_X14Y55.AX      net (fanout=7)        1.161   M_alu_a[0]
    SLICE_X14Y55.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X14Y56.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X14Y57.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X14Y58.DMUX    Tcind                 0.289   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X12Y51.A1      net (fanout=2)        1.281   alu/M_cmp_call_n
    SLICE_X12Y51.A       Tilo                  0.254   decoder/N116
                                                       alu/Mmux_alu32
    SLICE_X15Y56.A6      net (fanout=6)        0.684   alu/Mmux_alu31
    SLICE_X15Y56.A       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW3_SW0
    SLICE_X15Y56.C2      net (fanout=4)        0.543   alu/N146
    SLICE_X15Y56.C       Tilo                  0.259   alu/Mmux_alu34
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y50.B2      net (fanout=1)        1.503   N77
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X11Y50.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.432ns (4.465ns logic, 14.967ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.969|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26109494 paths, 0 nets, and 1638 connections

Design statistics:
   Minimum period:  19.969ns{1}   (Maximum frequency:  50.078MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 21:33:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



