Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system.qsys --block-symbol-file --output-directory=/home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading adc_demo/nios_system.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 18.0]
Progress: Parameterizing module ADC
Progress: Adding LEDs [altera_avalon_pio 21.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.clk_0: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system.qsys --synthesis=VERILOG --output-directory=/home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading adc_demo/nios_system.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 18.0]
Progress: Parameterizing module ADC
Progress: Adding LEDs [altera_avalon_pio 21.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.clk_0: Refclk Freq: 50.0
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: ADC: Starting Generation of ADC Controller for DE-series Board
Info: ADC: /home/adrian/intelFPGA_lite/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9247_6965007577983574213.dir/0002_sopcgen/nios_system_ADC.v
Info: ADC: "nios_system" instantiated altera_up_avalon_adc "ADC"
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec /home/adrian/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/adrian/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/adrian/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/adrian/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=/tmp/alt9247_6965007577983574213.dir/0005_LEDs_gen/ --quartus_dir=/home/adrian/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9247_6965007577983574213.dir/0005_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: clk_0: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clk_0"
Info: cpu: "nios_system" instantiated altera_nios2_gen2 "cpu"
Info: onchip_mem: Starting RTL generation for module 'nios_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec /home/adrian/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/adrian/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/adrian/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/adrian/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_mem --dir=/tmp/alt9247_6965007577983574213.dir/0006_onchip_mem_gen/ --quartus_dir=/home/adrian/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9247_6965007577983574213.dir/0006_onchip_mem_gen//nios_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios_system_onchip_mem'
Info: onchip_mem: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clk_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clk_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'nios_system_cpu_cpu'
Info: cpu:   Generation command is [exec /home/adrian/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/adrian/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/adrian/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/adrian/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/adrian/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_system_cpu_cpu --dir=/tmp/alt9247_6965007577983574213.dir/0011_cpu_gen/ --quartus_bindir=/home/adrian/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9247_6965007577983574213.dir/0011_cpu_gen//nios_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.09.12 22:40:32 (*) Starting Nios II generation
Info: cpu: # 2022.09.12 22:40:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.09.12 22:40:32 (*)   Creating all objects for CPU
Info: cpu: # 2022.09.12 22:40:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.09.12 22:40:33 (*)   Creating plain-text RTL
Info: cpu: # 2022.09.12 22:40:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: ADC_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ADC_adc_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: ADC_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ADC_adc_slave_agent"
Info: ADC_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ADC_adc_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/adrian/Documents/SIT329-Project/Quartus/adc_demo/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 30 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
