0.7
2020.2
May 22 2025
00:13:55
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sim_1/new/tb_vpu_core.sv,1765873110,systemVerilog,,,,tb_vpu_core,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/formats.sv,1765863707,systemVerilog,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sim_1/new/tb_vpu_core.sv;C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/lane_i8.sv;C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/scratchpad.sv;C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/sparsity_mask.sv;C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_core.sv;C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_top.sv,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/lane_i8.sv,,$unit_formats_sv_664792221;formats,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/lane_i8.sv,1765876163,systemVerilog,,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/scratchpad.sv,,lane_i8,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/scratchpad.sv,1765875445,systemVerilog,,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/sparsity_mask.sv,,scratchpad,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/sparsity_mask.sv,1765863733,systemVerilog,,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_core.sv,,sparsity_mask,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_core.sv,1765876054,systemVerilog,,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_top.sv,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/formats.sv,vpu_core,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_top.sv,1765873806,systemVerilog,,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sim_1/new/tb_vpu_core.sv,C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/formats.sv,vpu_top,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
