# ğŸ§ª Two-Stage CMOS Operational Amplifier â€“ 90nm | Cadence Virtuoso

## ğŸ“ Abstract
This project presents the design and simulation of a **two-stage CMOS operational amplifier** implemented in **90nm CMOS technology** using **Cadence Virtuoso**.  
The op-amp operates at **1.2 V** supply and targets:

- **Open-loop gain:** 80 dB  
- **GBW:** 20 MHz  
- **Slew rate:** 10 V/Î¼s  
- **Load capacitance:** 1 pF  
- **ICMR:** 0.5 V â€“ 1.0 V  

The architecture includes:

- PMOS input differential pair  
- NMOS current mirror load  
- Common-source second stage  
- Miller compensation  

Transistor dimensions, bias currents, and compensation capacitor were optimized through iterative simulation.  
Simulation results confirm that the amplifier meets design goals and is suitable for mixed-signal and low-power analog applications.

---

## ğŸ“˜ Introduction
Operational amplifiers are essential building blocks in analog and mixed-signal ICs, used in:

- Amplification  
- Filtering  
- Data conversion  
- Mathematical analog operations  

With CMOS technology scaling down, low-voltage operation becomes challenging due to reduced headroom and limited gain.  
This project addresses these challenges by designing a **two-stage CMOS op-amp** using **90nm GPDK** in Cadence Virtuoso.

### ğŸ¯ Primary Design Goals
- 80 dB open-loop gain  
- 20 MHz gain-bandwidth product  
- 10 V/Î¼s slew rate  
- Stable operation with 1 pF load  
- ICMR: 0.5â€“1.0 V  
- 1.2 V supply operation  

The amplifier uses a differential first stage and high-gain second stage with Miller compensation to maintain stability.

---

## ğŸ§© TWO-STAGE OPAMP ARCHITECTURE

### ğŸ–¼ï¸ <img width="1502" height="760" alt="image" src="https://github.com/user-attachments/assets/925b3467-c323-42b3-8c0f-3504f6907f9c" />

---

## âš™ï¸ Working
The amplifier is designed using **90nm CMOS technology** and consists of:

### ğŸ”§ Key Components
- **M3, M4** â€“ PMOS differential pair  
- **M1, M2** â€“ NMOS current mirror load  
- **M5** â€“ NMOS tail current source (6 Î¼A)  
- **M7** â€“ NMOS common-source second stage  
- **M6** â€“ PMOS active load  
- **M8** â€“ PMOS current mirror for biasing  
- **Cc** â€“ 400 fF Miller compensation capacitor  

### ğŸ” Working Principle
- PMOS differential pair amplifies input difference  
- NMOS current mirror converts differential current to voltage  
- Second-stage NMOS (M7) boosts gain and drives the output  
- PMOS load (M6) increases gain  
- Miller capacitor (Cc) ensures stability and adequate phase margin  
- Tail current (M5) sets gm and impacts slew rate  
- Bias circuit (M8) generates reference currents  

---

## ğŸ“Š Design Table

| Parameter | Value |
|----------|-------|
| Cc | 400 fF |
| I5 | 6 Î¼A |
| M1, M2 | W/L = 5Âµ / 1Âµ |
| M3, M4 | W/L = 0.8Âµ / 1Âµ |
| M5, M8 | W/L = 2.2Âµ / 1Âµ |
| M6 | W/L = 15Âµ / 1Âµ |
| M7 | W/L = 21Âµ / 1Âµ |

---

## ğŸ“ˆ Simulation Results

### ğŸ–¼ï¸ *Bode Plot (AC Response)*  
<img width="1337" height="451" alt="image" src="https://github.com/user-attachments/assets/17080373-42ec-48dd-ba88-519e8974c060" />

### ğŸ“Œ Extracted Performance
- **Open-loop Gain:** 74.65 dB  
- **GBW:** 21 MHz  
- **Phase Margin:** 52Â°  

These values indicate:
- Good stability for unity-gain feedback  
- GBW meets target  
- Slightly lower gain than 80 dB target but still acceptable for most analog front-end systems  

---

## ğŸ Conclusion
A **two-stage CMOS operational amplifier** was successfully designed and simulated using **90nm CMOS technology** in Cadence Virtuoso.

### âœ” Achieved Results
- 74.65 dB open-loop gain  
- 21 MHz gain-bandwidth product  
- 52Â° phase margin  
- Stable driving a 1 pF load  
- Operates at 1.2 V low supply  

Although the gain is slightly below the target, it is acceptable and can be improved using layout-aware tuning or cascode techniques.

The design meets performance requirements for:

- Low-power analog front ends  
- Sensor interfaces  
- Mixed-signal integrated systems  

---

## ğŸ“š References
1. R. Jacob Baker, *CMOS: Circuit Design, Layout, and Simulation*, 3rd Ed., Wiley  
2. N. Weste & D. Harris, *CMOS VLSI Design*, 4th Ed., Pearson  
3. K. Roy et al., â€œLeakage Current Mechanismsâ€¦â€, IEEE, 2003  
4. S. Mutoh et al., â€œ1-V Power Supply High-Speed Digital Circuitâ€¦â€, IEEE JSSC, 1995  
5. Cadence GPDK 90nm PDK Documentation, 2023  

