Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 21 16:04:19 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: tx/clk_div/q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 122 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.177        0.000                      0                  268        0.050        0.000                      0                  268        1.250        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 2.500}        5.000           200.000         
sys_clk_pin  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.177        0.000                      0                  268        0.085        0.000                      0                  268        1.250        0.000                       0                   123  
sys_clk_pin         6.177        0.000                      0                  268        0.085        0.000                      0                  268        3.750        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 1.177        0.000                      0                  268        0.050        0.000                      0                  268  
clk           sys_clk_pin         1.177        0.000                      0                  268        0.050        0.000                      0                  268  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.857ns (24.535%)  route 2.636ns (75.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.677     8.030    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.153     8.183 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.618     8.801    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.270     9.978    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.058ns (31.878%)  route 2.261ns (68.122%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.563     8.627    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    rx/rx/CLK
    SLICE_X4Y109         FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.131     1.788    ram/ram_dp_reg_0_31_6_7/DIA0
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.702    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ram_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  ram_addra_reg[4]/Q
                         net (fo=17, routed)          0.168     1.812    ram/ram_dp_reg_0_31_6_7/ADDRD4
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.679    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X5Y105    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X4Y106    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X4Y105    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X4Y106    enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X2Y108    ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X2Y108    ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X2Y108    ram/doutb_internal_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X2Y108    ram/doutb_internal_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X2Y108    ram/doutb_internal_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y109    ram/ram_dp_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y109    ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y109    ram/ram_dp_reg_0_31_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X2Y109    ram/ram_dp_reg_0_31_6_7/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.857ns (24.535%)  route 2.636ns (75.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.677     8.030    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.153     8.183 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.618     8.801    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.270    14.978    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.058ns (31.878%)  route 2.261ns (68.122%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.563     8.627    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    rx/rx/CLK
    SLICE_X4Y109         FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.131     1.788    ram/ram_dp_reg_0_31_6_7/DIA0
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.702    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.772    ram/ram_dp_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ram_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  ram_addra_reg[4]/Q
                         net (fo=17, routed)          0.168     1.812    ram/ram_dp_reg_0_31_6_7/ADDRD4
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.679    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y106    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y105    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y106    enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y108    ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y108    ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y108    ram/doutb_internal_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y108    ram/doutb_internal_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y108    ram/doutb_internal_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    ram/ram_dp_reg_0_31_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.857ns (24.535%)  route 2.636ns (75.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.677     8.030    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.153     8.183 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.618     8.801    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.270     9.978    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497     7.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570     7.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705     8.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    10.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.276    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    10.043    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.058ns (31.878%)  route 2.261ns (68.122%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.563     8.627    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706     5.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801     6.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430     7.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326     7.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467     7.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556     8.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    10.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/C
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    10.044    rx/rx/sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    rx/rx/CLK
    SLICE_X4Y109         FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.131     1.788    ram/ram_dp_reg_0_31_6_7/DIA0
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.738    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ram_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  ram_addra_reg[4]/Q
                         net (fo=17, routed)          0.168     1.812    ram/ram_dp_reg_0_31_6_7/ADDRD4
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.715    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.493ns  (logic 0.857ns (24.535%)  route 2.636ns (75.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843    11.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124    11.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497    12.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124    12.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.677    13.030    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.153    13.183 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.618    13.801    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X5Y109         FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.270    14.978    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843    11.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124    11.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497    12.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124    12.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570    12.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124    13.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705    13.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[5]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843    11.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124    11.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497    12.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124    12.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570    12.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124    13.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705    13.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[6]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843    11.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124    11.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497    12.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124    12.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570    12.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124    13.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705    13.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.047%)  route 2.615ns (75.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y110         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.843    11.607    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X5Y109         LUT4 (Prop_lut4_I1_O)        0.124    11.731 r  rx/rx/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.497    12.228    rx/rx/FSM_sequential_state[1]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124    12.352 r  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.570    12.922    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.124    13.046 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.705    13.752    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.319ns  (logic 1.058ns (31.878%)  route 2.261ns (68.122%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801    11.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430    12.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326    12.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467    12.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124    13.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.563    13.627    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X7Y108         FDRE                                         r  rx/rx/sample_count_reg[3]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801    11.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430    12.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326    12.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467    12.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124    13.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556    13.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[0]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801    11.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430    12.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326    12.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467    12.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124    13.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556    13.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801    11.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430    12.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326    12.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467    12.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124    13.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556    13.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.312ns  (logic 1.058ns (31.947%)  route 2.254ns (68.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.706    10.308    rx/rx/CLK
    SLICE_X7Y109         FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456    10.764 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.801    11.566    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.430    12.147    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.326    12.473 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.467    12.940    rx/rx/state1
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124    13.064 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.556    13.620    rx/rx/sample_count[13]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.008    rx/rx/CLK
    SLICE_X5Y108         FDRE                                         r  rx/rx/sample_count_reg[4]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.044    rx/rx/sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    rx/rx/CLK
    SLICE_X4Y109         FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.131     1.788    ram/ram_dp_reg_0_31_6_7/DIA0
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.738    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ram_addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ram_addra_reg[3]/Q
                         net (fo=18, routed)          0.232     1.889    ram/ram_dp_reg_0_31_6_7/ADDRD3
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMS32                                       r  ram/ram_dp_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.808    ram/ram_dp_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ram_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  ram_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  ram_addra_reg[4]/Q
                         net (fo=17, routed)          0.168     1.812    ram/ram_dp_reg_0_31_6_7/ADDRD4
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    ram/ram_dp_reg_0_31_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  ram/ram_dp_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
                         clock uncertainty            0.035     1.568    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.715    ram/ram_dp_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.097    





