TopLevel
input: Clk, Rst
output [31:0] PCValue, WriteData

wire [31:0] Instruction
wire [31:0] PCResult
wire [31:0] InstructionFD
wire [31:0] PCResultFD
wire [31:0] InstructionID
wire [31:0] PCResultID
wire [31:0] ReadData1
wire [31:0] ReadData2

RegisterFile RegFile(InstructionID[25:21], InstructionID[20:16], WriteData, ReadData1, ReadData2);

wire [31:0] IMSE //sign extend
wire [5:0] ALUOp
wire Branch, RegWrite, Jump_Target, ALUSrc, RegDst, MemWrite, MemRead, MemToReg, Jr, Ra, Store, Load, Jal

Mux32Bit2To1 write_mux ()



