#ifndef PANEL_SAMSUNG_AMS643AG01_H
#define PANEL_SAMSUNG_AMS643AG01_H

#define REGFLAG_CMD       0xFFFA
#define REGFLAG_DELAY       0xFFFC
#define REGFLAG_UDELAY  0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

enum MODE_ID {
    FHD_SDC60 = 0,
    FHD_SDC90 = 1,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned char count;
	unsigned char para_list[256];
};

/*struct LCM_setting_table timing_switch_cmd_sdc60[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 3, {0x60,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xF7,0x0F}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};*/

/*-----------------timing@fhd_sdc60-------------------*/
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	{REGFLAG_CMD,129,{0x9E, 0x11, 0x00, 0x00, 0x89, 0x30, 0x80, 0x09, 0x60, 0x04, 0x38,\
	                        0x00, 0x1E, 0x02, 0x1C, 0x02, 0x1C, 0x02, 0x00, 0x02, 0x0E,\
	                        0x00, 0x20, 0x02, 0xE3, 0x00, 0x07, 0x00, 0x0C, 0x03, 0x50,\
	                        0x03, 0x64, 0x18, 0x00, 0x10, 0xF0, 0x03, 0x0C, 0x20, 0x00,\
	                        0x06, 0x0B, 0x0B, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,\
	                        0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E, 0x01, 0x02,\
	                        0x01, 0x00, 0x09, 0x40, 0x09, 0xBE, 0x19, 0xFC, 0x19, 0xFA,\
	                        0x19, 0xF8, 0x1A, 0x38, 0x1A, 0x78, 0x1A, 0xB6, 0x2A, 0xF6,\
	                        0x2B, 0x34, 0x2B, 0x74, 0x3B, 0x74, 0x6B, 0xF4, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD,2,{0xC2,0x14}},
	{REGFLAG_CMD,2,{0x9D,0x01}},
	{REGFLAG_CMD,1,{0x11}},
	{REGFLAG_DELAY,100,{}},
	{REGFLAG_CMD,2,{0x35,0x00}},
	{REGFLAG_CMD,3,{0x44,0x09,0x60}},
	/* CASET/PASET Setting */
	{REGFLAG_CMD,5,{0x2A,0x00,0x00,0x04,0x37}},
	{REGFLAG_CMD,5,{0x2B,0x00,0x00,0x09,0x5F}},
	/* FQ CON Setting */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xB0,0x27,0xF2}},
	{REGFLAG_CMD,2,{0xF2,0x00}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/* Freuency Setting */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0x60,0x00,0x00}},
	{REGFLAG_CMD,2,{0xF7,0x0F}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/*Elvss offset setting*/
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xB0,0xB4,0x63}},
	{REGFLAG_CMD,12,{0x63,0xEA,0xFE,0xDF,0xF0,0xFF,0x3F,0xF6,0xFF,0x9F,0xFC,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/*HBM off*/
	{REGFLAG_CMD,2,{0x53,0x20}},
	/*Seed Setting sRGB*/
	/*{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x5D,0x06}},
	{REGFLAG_CMD,2,{0x62,0x00}},
	{REGFLAG_CMD,3,{0xB0,0x01,0x62}},
	{REGFLAG_CMD,22,{0x62,0xB8,0x00,0x06,0x3A,0xD7,0x17,0x07,0x05,0xD2,0x48,0xF2,0xDC,0xC4,0x07,0xC8,0xE9,0xE5,0x1C,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	{REGFLAG_DELAY,20,{}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}*/
};

/*-----------------timing@fhd_sdc90-------------------*/
/*struct LCM_setting_table fhd_timing_switch_cmd_sdc90[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 3, {0x60,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xF7,0x0F}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};*/

struct LCM_setting_table dsi_on_cmd_sdc90[] = {
	{REGFLAG_CMD,129,{0x9E, 0x11, 0x00, 0x00, 0x89, 0x30, 0x80, 0x09, 0x60, 0x04, 0x38,\
	                        0x00, 0x1E, 0x02, 0x1C, 0x02, 0x1C, 0x02, 0x00, 0x02, 0x0E,\
	                        0x00, 0x20, 0x02, 0xE3, 0x00, 0x07, 0x00, 0x0C, 0x03, 0x50,\
	                        0x03, 0x64, 0x18, 0x00, 0x10, 0xF0, 0x03, 0x0C, 0x20, 0x00,\
	                        0x06, 0x0B, 0x0B, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,\
	                        0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E, 0x01, 0x02,\
	                        0x01, 0x00, 0x09, 0x40, 0x09, 0xBE, 0x19, 0xFC, 0x19, 0xFA,\
	                        0x19, 0xF8, 0x1A, 0x38, 0x1A, 0x78, 0x1A, 0xB6, 0x2A, 0xF6,\
	                        0x2B, 0x34, 0x2B, 0x74, 0x3B, 0x74, 0x6B, 0xF4, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\
	                        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD,2,{0xC2,0x14}},
	{REGFLAG_CMD,2,{0x9D,0x01}},
	{REGFLAG_CMD,1,{0x11}},
	{REGFLAG_DELAY,100,{}},
	{REGFLAG_CMD,2,{0x35,0x00}},
	{REGFLAG_CMD,3,{0x44,0x09,0x60}},
	/* CASET/PASET Setting */
	{REGFLAG_CMD,5,{0x2A,0x00,0x00,0x04,0x37}},
	{REGFLAG_CMD,5,{0x2B,0x00,0x00,0x09,0x5F}},
	/* FQ CON Setting */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xB0,0x27,0xF2}},
	{REGFLAG_CMD,2,{0xF2,0x00}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/* Freuency Setting */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0x60,0x08,0x00}},
	{REGFLAG_CMD,2,{0xF7,0x0F}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/*Elvss offset setting*/
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xB0,0xB4,0x63}},
	{REGFLAG_CMD,12,{0x63,0xEA,0xFE,0xDF,0xF0,0xFF,0x3F,0xF6,0xFF,0x9F,0xFC,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/*HBM off*/
	{REGFLAG_CMD,2,{0x53,0x20}},
	/*Seed Setting sRGB*/
	/*{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x5D,0x06}},
	{REGFLAG_CMD,2,{0x62,0x00}},
	{REGFLAG_CMD,3,{0xB0,0x01,0x62}},
	{REGFLAG_CMD,22,{0x62,0xB8,0x00,0x06,0x3A,0xD7,0x17,0x07,0x05,0xD2,0x48,0xF2,0xDC,0xC4,0x07,0xC8,0xE9,0xE5,0x1C,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	{REGFLAG_DELAY,20,{}},
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}*/
};

/*----------------------common parameters-------------------------------*/

/*-----------------panel common---------------------*/
struct LCM_setting_table aod_on_cmd[] = {
	{REGFLAG_CMD,1,{0x28}},
	{REGFLAG_DELAY,34,{}},
	/* AOD Mode ON */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x91,0x01}},
	{REGFLAG_CMD,3,{0x51,0x00,0x00}},
	{REGFLAG_CMD,2,{0x53,0x24}},
	{REGFLAG_CMD,2,{0xBB,0x1D}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/* CRC Disable*/
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x5D,0x00}},
	{REGFLAG_CMD,2,{0x62,0x01}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

struct LCM_setting_table aod_off_cmd[] = {
	/* Aod ctrl setting */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,5,{0xBB,0x11,0x0C,0x50,0x10}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	/* Aod mode off */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x91,0x02}},
	{REGFLAG_CMD,2,{0x53,0x20}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

struct LCM_setting_table aod_high_mode[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x91,0x01}},
	{REGFLAG_CMD,2,{0x53,0x24}},
	{REGFLAG_CMD,2,{0xBB,0x1D}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
};

struct LCM_setting_table aod_low_mode[] = {
	/* AOD Low Mode 10nit */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x91,0x01}},
	{REGFLAG_CMD,2,{0x53,0x25}},
	{REGFLAG_CMD,2,{0xBB,0x1D}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_on_cmd[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x53,0xE0}},
	{REGFLAG_CMD,3,{0x51,0x0F,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_off_cmd[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 2, {0x53,0x20}},
};

static struct LCM_setting_table lcm_seed_mode_dcip3[] = {
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x5D,0x86}},
	{REGFLAG_CMD,2,{0x62,0x00}},
	{REGFLAG_CMD,3,{0xB0,0x2B,0x62}},
	{REGFLAG_CMD,22,{0x62,0xD8,0x00,0x04,0x00,0xFF,0x02,0x00,0x00,0xFF,0x18,0xFF,0xE4,0xFB,0x00,0xF0,0xF6,0xEA,0x01,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
};

static struct LCM_setting_table lcm_seed_mode_sRGB[] = {
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,2,{0x5D,0x06}},
	{REGFLAG_CMD,2,{0x62,0x00}},
	{REGFLAG_CMD,3,{0xB0,0x01,0x62}},
	{REGFLAG_CMD,22,{0x62,0xB8,0x00,0x06,0x3A,0xD7,0x17,0x07,0x05,0xD2,0x48,0xF2,0xDC,0xC4,0x07,0xC8,0xE9,0xE5,0x1C,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
};

struct LCM_setting_table osc_167M_cmd[] = {
	// osc 167MHz
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xFC,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xB0,0x66,0xC5}},
	{REGFLAG_CMD,3,{0xC5,0x00,0x8C}},
	{REGFLAG_CMD,3,{0xB0,0x2A,0xC5}},
	{REGFLAG_CMD,5,{0xC5,0x0D,0x10,0x80,0x45}},
	{REGFLAG_CMD,3,{0xB0,0x3E,0xC5}},
	{REGFLAG_CMD,3,{0xC5,0x8E,0xFC}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	{REGFLAG_CMD,3,{0xFC,0xA5,0xA5}},
};

struct LCM_setting_table osc_169M_cmd[] = {
	// osc 169MHz
	{REGFLAG_CMD,3,{0xF0,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xFC,0x5A,0x5A}},
	{REGFLAG_CMD,3,{0xB0,0x66,0xC5}},
	{REGFLAG_CMD,3,{0xC5,0x00,0x8C}},
	{REGFLAG_CMD,3,{0xB0,0x2A,0xC5}},
	{REGFLAG_CMD,5,{0xC5,0x0D,0x10,0x80,0x45}},
	{REGFLAG_CMD,3,{0xB0,0x3E,0xC5}},
	{REGFLAG_CMD,3,{0xC5,0x90,0xB2}},
	{REGFLAG_CMD,3,{0xF0,0xA5,0xA5}},
	{REGFLAG_CMD,3,{0xFC,0xA5,0xA5}},
};

#endif
