Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Dec  9 10:37:34 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20709 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.746   -10289.045                   3514                45167        0.005        0.000                      0                45151        3.000        0.000                       0                 21198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                        {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1                                                                      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -6.021    -6166.736                   2477                42010        0.079        0.000                      0                42010        3.750        0.000                       0                 19848  
  clk_out2_clk_wiz_0                                                                              0.127        0.000                      0                 2011        0.139        0.000                      0                 2011        7.192        0.000                       0                   863  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.081        0.000                      0                  928        0.090        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -6.020    -6164.793                   2473                42010        0.079        0.000                      0                42010        3.750        0.000                       0                 19848  
  clk_out2_clk_wiz_0_1                                                                            0.128        0.000                      0                 2011        0.139        0.000                      0                 2011        7.192        0.000                       0                   863  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               -8.746    -2133.310                    614                  614        0.113        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.690        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -6.021    -6166.736                   2477                42010        0.005        0.000                      0                42010  
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -8.745    -2132.488                    614                  614        0.114        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               -5.532    -1989.000                    423                  423        0.163        0.000                      0                  423  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -5.532    -1989.000                    423                  423        0.163        0.000                      0                  423  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                0.127        0.000                      0                 2011        0.060        0.000                      0                 2011  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.692        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.692        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -6.021    -6166.736                   2477                42010        0.005        0.000                      0                42010  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -8.746    -2133.310                    614                  614        0.113        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.690        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             -8.745    -2132.488                    614                  614        0.114        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -5.530    -1988.433                    423                  423        0.165        0.000                      0                  423  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              0.127        0.000                      0                 2011        0.060        0.000                      0                 2011  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             -5.530    -1988.433                    423                  423        0.165        0.000                      0                  423  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                6.773        0.000                      0                   91        0.359        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                6.773        0.000                      0                   91        0.285        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              6.773        0.000                      0                   91        0.285        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              6.773        0.000                      0                   91        0.359        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.781        0.000                      0                  100        0.318        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2477  Failing Endpoints,  Worst Slack       -6.021ns,  Total Violation    -6166.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.021ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 10.682ns (66.727%)  route 5.326ns (33.273%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.051 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.051    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X46Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.270 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.270    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y186        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -6.021    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.995ns  (logic 10.669ns (66.700%)  route 5.326ns (33.300%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 10.661ns (66.683%)  route 5.326ns (33.317%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.249 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.911ns  (logic 10.585ns (66.524%)  route 5.326ns (33.476%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.173 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.173    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.904ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 10.565ns (66.482%)  route 5.326ns (33.518%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.153 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.153    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -5.904    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 10.552ns (66.455%)  route 5.326ns (33.545%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.140 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.140    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.884ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.870ns  (logic 10.544ns (66.438%)  route 5.326ns (33.562%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.132 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.132    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -5.884    

Slack (VIOLATED) :        -5.808ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 10.468ns (66.276%)  route 5.326ns (33.724%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.056 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.056    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -5.808    

Slack (VIOLATED) :        -5.788ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.774ns  (logic 10.448ns (66.234%)  route 5.326ns (33.766%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.036 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.036    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                 -5.788    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 10.435ns (66.206%)  route 5.326ns (33.794%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.023 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.023    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.664     8.644    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.569     9.212    
                         clock uncertainty           -0.074     9.138    
    SLICE_X46Y183        FDRE (Setup_fdre_C_D)        0.109     9.247    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -5.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.645    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X33Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.917    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.505    
    SLICE_X30Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X50Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.596    
    SLICE_X50Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.413    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X39Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[6]
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X38Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.404    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.568%)  route 0.297ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.576    -0.588    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X12Y98         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.297    -0.127    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]_0
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
                         clock pessimism              0.509    -0.324    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.215    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.619%)  route 0.304ns (70.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X31Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.304    -0.166    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[14]
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/CLK
                         clock pessimism              0.509    -0.317    
    SLICE_X14Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.255    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[28]
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X38Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.407    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.646    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.920    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.271    -0.482    
    SLICE_X30Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.995%)  route 0.232ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X46Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q
                         net (fo=1, routed)           0.232    -0.218    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/s_axis_tvalid
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.832    -0.841    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.017    -0.315    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[30]
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X38Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.409    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.156    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
                         clock pessimism              0.255    -0.596    
    SLICE_X54Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.413    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y32     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y32     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y31     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y31     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 8.250ns (54.405%)  route 6.914ns (45.595%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.322    13.333 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    13.911    xvga1/rgb[1]_i_2_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.327    14.238 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.238    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.032    14.365    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.039ns  (logic 8.051ns (53.535%)  route 6.988ns (46.465%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.651    13.989    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.113 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.113    xvga1_n_70
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.866ns  (logic 8.051ns (54.155%)  route 6.815ns (45.845%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.816    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.940 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.940    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.032    14.364    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.861ns  (logic 8.051ns (54.174%)  route 6.810ns (45.826%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    13.811    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.935 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    13.935    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.909ns  (logic 8.051ns (54.001%)  route 6.858ns (45.999%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.521    13.859    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.983 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.983    xvga1_n_67
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.412    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 8.051ns (53.995%)  route 6.860ns (46.005%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.523    13.861    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.985 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    13.985    xvga1_n_65
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.081    14.414    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.899ns  (logic 8.051ns (54.037%)  route 6.848ns (45.963%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.511    13.849    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.973 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.973    xvga1_n_64
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.412    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.833ns  (logic 8.051ns (54.277%)  route 6.782ns (45.723%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    13.783    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I4_O)        0.124    13.907 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.907    xvga1_n_69
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y101        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 8.051ns (54.547%)  route 6.709ns (45.453%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.372    13.710    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.834 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.834    xvga1_n_71
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 8.051ns (54.496%)  route 6.723ns (45.504%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.386    13.724    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.848 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.848    xvga1_n_66
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.077    14.411    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.831%)  route 0.238ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame1_addr_reg[4]/Q
                         net (fo=5, routed)           0.238    -0.194    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.333    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fft_histogram/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  fft_histogram/pixel_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.389    xvga1/rgb_reg[11][1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.092    -0.500    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_buffer/write_frame1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X63Y97         FDRE                                         r  my_buffer/write_frame1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/write_frame1_reg/Q
                         net (fo=5, routed)           0.174    -0.281    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089    -0.448    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.685%)  route 0.290ns (67.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X67Y97         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.290    -0.164    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.333    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.647%)  route 0.125ns (37.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X62Y111        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.125    -0.316    my_buffer/past_signal11_reg[8]_0
    SLICE_X66Y111        LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X66Y111        FDRE (Hold_fdre_C_D)         0.121    -0.445    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_trigger/height_out_audio_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_trigger/clk_out2
    SLICE_X67Y110        FDRE                                         r  my_trigger/height_out_audio_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_trigger/height_out_audio_reg[10]/Q
                         net (fo=44, routed)          0.128    -0.336    my_buffer/past_signal2_reg[10]_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  my_buffer/past_signal13[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    my_buffer/past_signal13[10]_i_1_n_0
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.121    -0.470    my_buffer/past_signal13_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.077%)  route 0.124ns (39.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X65Y110        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal12_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.340    my_buffer/past_signal12_reg[1]_0
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  my_buffer/past_signal13[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    my_buffer/past_signal13[1]_i_1_n_0
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.841    my_buffer/clk_out2
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092    -0.474    my_buffer/past_signal13_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 encoder1_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.557    -0.607    encoder1_sw_synchronize/clk_out2
    SLICE_X66Y116        FDRE                                         r  encoder1_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  encoder1_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.343    encoder1_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    encoder1_sw_synchronize/clk_out2
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/C
                         clock pessimism              0.253    -0.593    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070    -0.523    encoder1_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.485    nolabel_line153/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.485    nolabel_line153/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y101    rgb_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y182    encoder5_sw_debounce/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y182    encoder5_sw_debounce/new_input_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y182    encoder5_sw_synchronize/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     xvga1/hcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y95     xvga1/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y95     xvga1/hcount_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     xvga1/hcount_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     xvga1/hcount_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y95     xvga1/hcount_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y95     xvga1/hcount_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y95     xvga1/hcount_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y95     xvga1/hcount_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y93     encoder3_clk_debounce/clean_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.791ns (25.823%)  route 5.145ns (74.177%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.445    10.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y185        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.415    10.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X14Y186        LUT6 (Prop_lut6_I0_O)        0.124    10.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X14Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.384    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.077    36.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 26.081    

Slack (MET) :             26.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.791ns (26.611%)  route 4.939ns (73.389%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 36.440 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.851    10.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y186        LUT3 (Prop_lut3_I1_O)        0.124    10.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X16Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.680    36.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.368    36.809    
                         clock uncertainty           -0.035    36.773    
    SLICE_X16Y186        FDRE (Setup_fdre_C_D)        0.031    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                 26.221    

Slack (MET) :             26.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 1.791ns (26.658%)  route 4.927ns (73.341%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 36.440 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.839    10.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y186        LUT3 (Prop_lut3_I1_O)        0.124    10.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X16Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.680    36.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.368    36.809    
                         clock uncertainty           -0.035    36.773    
    SLICE_X16Y186        FDRE (Setup_fdre_C_D)        0.029    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                 26.231    

Slack (MET) :             26.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.791ns (27.367%)  route 4.753ns (72.633%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.665    10.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y187        LUT3 (Prop_lut3_I1_O)        0.124    10.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.681    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.368    36.810    
                         clock uncertainty           -0.035    36.774    
    SLICE_X16Y187        FDRE (Setup_fdre_C_D)        0.031    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.805    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 26.408    

Slack (MET) :             26.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.791ns (28.552%)  route 4.482ns (71.448%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.393    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y187        LUT3 (Prop_lut3_I1_O)        0.124    10.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.681    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.368    36.810    
                         clock uncertainty           -0.035    36.774    
    SLICE_X16Y187        FDRE (Setup_fdre_C_D)        0.029    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.803    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 26.678    

Slack (MET) :             26.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.791ns (28.552%)  route 4.482ns (71.448%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.393    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y187        LUT3 (Prop_lut3_I1_O)        0.124    10.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.681    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.368    36.810    
                         clock uncertainty           -0.035    36.774    
    SLICE_X16Y187        FDRE (Setup_fdre_C_D)        0.032    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 26.681    

Slack (MET) :             26.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.791ns (28.566%)  route 4.479ns (71.434%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.390     9.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y187        LUT3 (Prop_lut3_I1_O)        0.124    10.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.681    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.368    36.810    
                         clock uncertainty           -0.035    36.774    
    SLICE_X16Y187        FDRE (Setup_fdre_C_D)        0.031    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.805    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 26.683    

Slack (MET) :             26.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.791ns (28.917%)  route 4.403ns (71.083%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.953     9.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y185        LUT6 (Prop_lut6_I5_O)        0.124     9.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.165     9.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X14Y185        LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.409    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X14Y185        FDRE (Setup_fdre_C_D)        0.077    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 26.848    

Slack (MET) :             26.943ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.791ns (29.470%)  route 4.286ns (70.530%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.459     6.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X11Y185        LUT4 (Prop_lut4_I3_O)        0.295     7.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.826     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     9.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y186        LUT5 (Prop_lut5_I1_O)        0.124     9.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.198     9.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y186        LUT6 (Prop_lut6_I2_O)        0.124     9.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X14Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.384    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.081    36.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                 26.943    

Slack (MET) :             27.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.952ns (17.171%)  route 4.592ns (82.829%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 36.439 - 33.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.807     3.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X22Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y165        FDRE (Prop_fdre_C_Q)         0.456     4.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.872     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X22Y165        LUT6 (Prop_lut6_I2_O)        0.124     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.484     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X33Y164        LUT3 (Prop_lut3_I0_O)        0.124     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.998     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X25Y163        LUT6 (Prop_lut6_I1_O)        0.124     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.667     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X25Y163        LUT4 (Prop_lut4_I3_O)        0.124     8.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.571     9.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X24Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.679    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X24Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.368    36.808    
                         clock uncertainty           -0.035    36.772    
    SLICE_X24Y163        FDPE (Setup_fdpe_C_D)       -0.058    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 27.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.688%)  route 0.112ns (44.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X32Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y159        FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.112     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X30Y159        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y159        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.382     1.462    
    SLICE_X30Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.648     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X32Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y160        FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.115     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X30Y159        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y159        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.382     1.462    
    SLICE_X30Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.651     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y159        FDCE (Prop_fdce_C_Q)         0.141     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X21Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.400     1.448    
    SLICE_X21Y159        FDCE (Hold_fdce_C_D)         0.076     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y187        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/Q
                         net (fo=2, routed)           0.068     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[29]
    SLICE_X12Y187        LUT6 (Prop_lut6_I5_O)        0.045     1.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2/O
                         net (fo=1, routed)           0.000     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/p_1_in__0[28]
    SLICE_X12Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.924     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                         clock pessimism             -0.385     1.460    
    SLICE_X12Y187        FDRE (Hold_fdre_C_D)         0.120     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.647     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y165        FDCE (Prop_fdce_C_Q)         0.141     1.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X27Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.398     1.444    
    SLICE_X27Y165        FDCE (Hold_fdce_C_D)         0.075     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X21Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.924     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.399     1.446    
    SLICE_X21Y162        FDPE (Hold_fdpe_C_D)         0.075     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.646     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y162        FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X35Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.397     1.443    
    SLICE_X35Y162        FDRE (Hold_fdre_C_D)         0.075     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160        FDCE (Prop_fdce_C_Q)         0.141     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.400     1.447    
    SLICE_X21Y160        FDCE (Hold_fdce_C_D)         0.075     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.683%)  route 0.112ns (44.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X32Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y159        FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.112     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X30Y158        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y158        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.382     1.462    
    SLICE_X30Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.647     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y165        FDCE (Prop_fdce_C_Q)         0.141     1.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.398     1.444    
    SLICE_X24Y165        FDCE (Hold_fdce_C_D)         0.076     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y178  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y178  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y178  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y178  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y173  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2473  Failing Endpoints,  Worst Slack       -6.020ns,  Total Violation    -6164.793ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.020ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 10.682ns (66.727%)  route 5.326ns (33.273%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.051 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.051    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X46Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.270 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.270    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X46Y186        FDRE (Setup_fdre_C_D)        0.109     9.250    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -6.020    

Slack (VIOLATED) :        -6.007ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.995ns  (logic 10.669ns (66.700%)  route 5.326ns (33.300%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.250    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -6.007    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 10.661ns (66.683%)  route 5.326ns (33.317%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.249 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.250    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.923ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.911ns  (logic 10.585ns (66.524%)  route 5.326ns (33.476%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.173 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.173    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.250    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 -5.923    

Slack (VIOLATED) :        -5.903ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 10.565ns (66.482%)  route 5.326ns (33.518%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.153 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.153    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.250    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -5.903    

Slack (VIOLATED) :        -5.891ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 10.552ns (66.455%)  route 5.326ns (33.545%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.140 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.140    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.073     9.140    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                 -5.891    

Slack (VIOLATED) :        -5.883ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.870ns  (logic 10.544ns (66.438%)  route 5.326ns (33.562%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.132 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.132    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.073     9.140    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -5.883    

Slack (VIOLATED) :        -5.807ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 10.468ns (66.276%)  route 5.326ns (33.724%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.056 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.056    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.073     9.140    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -5.807    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.774ns  (logic 10.448ns (66.234%)  route 5.326ns (33.766%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.036 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.036    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.073     9.140    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 10.435ns (66.206%)  route 5.326ns (33.794%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.023 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.023    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.664     8.644    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.569     9.212    
                         clock uncertainty           -0.073     9.139    
    SLICE_X46Y183        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.645    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X33Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.917    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.505    
    SLICE_X30Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X50Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.596    
    SLICE_X50Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.413    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X39Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[6]
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X38Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.404    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.568%)  route 0.297ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.576    -0.588    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X12Y98         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.297    -0.127    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]_0
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
                         clock pessimism              0.509    -0.324    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.215    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.619%)  route 0.304ns (70.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X31Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.304    -0.166    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[14]
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/CLK
                         clock pessimism              0.509    -0.317    
    SLICE_X14Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.255    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[28]
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X38Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.407    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.646    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.920    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.271    -0.482    
    SLICE_X30Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.995%)  route 0.232ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X46Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q
                         net (fo=1, routed)           0.232    -0.218    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/s_axis_tvalid
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.832    -0.841    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.017    -0.315    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[30]
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X38Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.409    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.156    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
                         clock pessimism              0.255    -0.596    
    SLICE_X54Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.413    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y32     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y32     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y31     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y31     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y72     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 8.250ns (54.405%)  route 6.914ns (45.595%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.322    13.333 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    13.911    xvga1/rgb[1]_i_2_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.327    14.238 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.238    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.078    14.334    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.032    14.366    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.039ns  (logic 8.051ns (53.535%)  route 6.988ns (46.465%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.651    13.989    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.113 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.113    xvga1_n_70
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.078    14.335    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.366    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.866ns  (logic 8.051ns (54.155%)  route 6.815ns (45.845%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.816    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.940 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.940    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.078    14.333    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.032    14.365    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.861ns  (logic 8.051ns (54.174%)  route 6.810ns (45.826%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    13.811    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.935 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    13.935    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.078    14.333    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.364    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.909ns  (logic 8.051ns (54.001%)  route 6.858ns (45.999%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.521    13.859    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.983 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.983    xvga1_n_67
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.078    14.334    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.413    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 8.051ns (53.995%)  route 6.860ns (46.005%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.523    13.861    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.985 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    13.985    xvga1_n_65
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.078    14.334    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.081    14.415    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.899ns  (logic 8.051ns (54.037%)  route 6.848ns (45.963%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.511    13.849    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.973 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.973    xvga1_n_64
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.078    14.334    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.413    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.833ns  (logic 8.051ns (54.277%)  route 6.782ns (45.723%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    13.783    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I4_O)        0.124    13.907 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.907    xvga1_n_69
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.078    14.335    
    SLICE_X57Y101        FDRE (Setup_fdre_C_D)        0.031    14.366    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 8.051ns (54.547%)  route 6.709ns (45.453%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.372    13.710    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.834 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.834    xvga1_n_71
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.078    14.335    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.366    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 8.051ns (54.496%)  route 6.723ns (45.504%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.386    13.724    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.848 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.848    xvga1_n_66
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.078    14.335    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.077    14.412    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.831%)  route 0.238ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame1_addr_reg[4]/Q
                         net (fo=5, routed)           0.238    -0.194    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.333    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fft_histogram/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  fft_histogram/pixel_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.389    xvga1/rgb_reg[11][1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.092    -0.500    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_buffer/write_frame1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X63Y97         FDRE                                         r  my_buffer/write_frame1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/write_frame1_reg/Q
                         net (fo=5, routed)           0.174    -0.281    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089    -0.448    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.685%)  route 0.290ns (67.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X67Y97         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.290    -0.164    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.333    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.647%)  route 0.125ns (37.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X62Y111        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.125    -0.316    my_buffer/past_signal11_reg[8]_0
    SLICE_X66Y111        LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X66Y111        FDRE (Hold_fdre_C_D)         0.121    -0.445    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_trigger/height_out_audio_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_trigger/clk_out2
    SLICE_X67Y110        FDRE                                         r  my_trigger/height_out_audio_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_trigger/height_out_audio_reg[10]/Q
                         net (fo=44, routed)          0.128    -0.336    my_buffer/past_signal2_reg[10]_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  my_buffer/past_signal13[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    my_buffer/past_signal13[10]_i_1_n_0
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.121    -0.470    my_buffer/past_signal13_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.077%)  route 0.124ns (39.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X65Y110        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal12_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.340    my_buffer/past_signal12_reg[1]_0
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  my_buffer/past_signal13[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    my_buffer/past_signal13[1]_i_1_n_0
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.841    my_buffer/clk_out2
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092    -0.474    my_buffer/past_signal13_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 encoder1_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.557    -0.607    encoder1_sw_synchronize/clk_out2
    SLICE_X66Y116        FDRE                                         r  encoder1_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  encoder1_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.343    encoder1_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    encoder1_sw_synchronize/clk_out2
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/C
                         clock pessimism              0.253    -0.593    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070    -0.523    encoder1_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.485    nolabel_line153/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.485    nolabel_line153/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y101    rgb_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y97     adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y182    encoder5_sw_debounce/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y182    encoder5_sw_debounce/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y182    encoder5_sw_debounce/new_input_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y182    encoder5_sw_synchronize/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     xvga1/hcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y95     xvga1/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y95     xvga1/hcount_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     xvga1/hcount_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     xvga1/hcount_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y95     xvga1/hcount_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y95     xvga1/hcount_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y95     xvga1/hcount_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y95     xvga1/hcount_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y93     encoder3_clk_debounce/clean_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.746ns,  Total Violation    -2133.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.746ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.216ns  (logic 7.550ns (81.922%)  route 1.666ns (18.078%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.613 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.613    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.613    
  -------------------------------------------------------------------
                         slack                                 -8.746    

Slack (VIOLATED) :        -8.738ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.208ns  (logic 7.542ns (81.906%)  route 1.666ns (18.094%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.605 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.605    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.605    
  -------------------------------------------------------------------
                         slack                                 -8.738    

Slack (VIOLATED) :        -8.662ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.132ns  (logic 7.466ns (81.756%)  route 1.666ns (18.244%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.529 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.529    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.529    
  -------------------------------------------------------------------
                         slack                                 -8.662    

Slack (VIOLATED) :        -8.642ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.446ns (81.716%)  route 1.666ns (18.284%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.509 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.509    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.509    
  -------------------------------------------------------------------
                         slack                                 -8.642    

Slack (VIOLATED) :        -8.629ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.099ns  (logic 7.433ns (81.690%)  route 1.666ns (18.311%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.496 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.496    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.496    
  -------------------------------------------------------------------
                         slack                                 -8.629    

Slack (VIOLATED) :        -8.621ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.091ns  (logic 7.425ns (81.673%)  route 1.666ns (18.327%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.488 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.488    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.488    
  -------------------------------------------------------------------
                         slack                                 -8.621    

Slack (VIOLATED) :        -8.545ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.015ns  (logic 7.349ns (81.519%)  route 1.666ns (18.481%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.412 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.412    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.412    
  -------------------------------------------------------------------
                         slack                                 -8.545    

Slack (VIOLATED) :        -8.525ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.329ns (81.478%)  route 1.666ns (18.522%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.392 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.392    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.392    
  -------------------------------------------------------------------
                         slack                                 -8.525    

Slack (VIOLATED) :        -8.511ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.982ns  (logic 7.316ns (81.451%)  route 1.666ns (18.549%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.379 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.379    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.199   168.759    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.379    
  -------------------------------------------------------------------
                         slack                                 -8.511    

Slack (VIOLATED) :        -8.503ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.308ns (81.434%)  route 1.666ns (18.566%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.371 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.371    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.199   168.759    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.371    
  -------------------------------------------------------------------
                         slack                                 -8.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.614%)  route 0.540ns (74.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.540     0.149    AM_BP_sec_3/modulation_select_sw
    SLICE_X49Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.194 r  AM_BP_sec_3/AM_peak_detect_i_33/O
                         net (fo=12, routed)          0.000     0.194    AM_peak_detect/sample_in[2]
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X49Y170        FDRE (Hold_fdre_C_D)         0.092     0.081    AM_peak_detect/past_val_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.413%)  route 0.625ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X52Y100        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.625     0.161    vsync_synchronize/vsync
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.842    -0.831    vsync_synchronize/clk_out1
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X34Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.042    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.265%)  route 0.550ns (74.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.550     0.159    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.204 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.000     0.204    AM_peak_detect/sample_in[0]
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X48Y170        FDRE (Hold_fdre_C_D)         0.091     0.080    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.273%)  route 0.580ns (75.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.580     0.190    AM_BP_sec_3/modulation_select_sw
    SLICE_X53Y175        LUT3 (Prop_lut3_I2_O)        0.045     0.235 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.000     0.235    AM_peak_detect/sample_in[16]
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.898    -0.775    AM_peak_detect/clk
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.199    -0.019    
    SLICE_X53Y175        FDRE (Hold_fdre_C_D)         0.091     0.072    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.218     0.227    AM_peak_detect/sample_in[9]
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.199    -0.013    
    SLICE_X47Y172        FDRE (Hold_fdre_C_D)         0.055     0.042    AM_peak_detect/past_val_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.943%)  route 0.591ns (76.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.203     0.245    AM_peak_detect/sample_in[14]
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.899    -0.774    AM_peak_detect/clk
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.199    -0.018    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.066     0.048    AM_peak_detect/past_val_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.897%)  route 0.592ns (76.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.004    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.041 r  AM_BP_sec_3/AM_peak_detect_i_23/O
                         net (fo=12, routed)          0.206     0.247    AM_peak_detect/sample_in[12]
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.199    -0.013    
    SLICE_X49Y172        FDRE (Hold_fdre_C_D)         0.057     0.044    AM_peak_detect/past_val_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.617%)  route 0.602ns (76.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.214     0.256    AM_peak_detect/sample_in[14]
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.900    -0.773    AM_peak_detect/clk
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.199    -0.017    
    SLICE_X51Y173        FDRE (Hold_fdre_C_D)         0.070     0.053    AM_peak_detect/past_val_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.315%)  route 0.612ns (76.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.257     0.266    AM_peak_detect/sample_in[9]
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.907    -0.766    AM_peak_detect/clk
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.199    -0.010    
    SLICE_X41Y172        FDRE (Hold_fdre_C_D)         0.072     0.062    AM_peak_detect/past_val_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.250%)  route 0.614ns (76.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.307    -0.084    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y171        LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  AM_BP_sec_3/AM_peak_detect_i_31/O
                         net (fo=12, routed)          0.307     0.268    AM_peak_detect/sample_in[4]
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.909    -0.764    AM_peak_detect/clk
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.199    -0.008    
    SLICE_X42Y169        FDRE (Hold_fdre_C_D)         0.059     0.051    AM_peak_detect/past_val_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.690ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.477%)  route 0.761ns (62.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X27Y164        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.761     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y167        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 31.690    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.697%)  route 0.586ns (58.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X22Y159        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.586     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y159        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X21Y160        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X23Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y160        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.083%)  route 0.577ns (57.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y165        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.816%)  route 0.609ns (57.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X27Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.609     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y167        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 31.842    

Slack (MET) :             31.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.725%)  route 0.587ns (56.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X25Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y165        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 31.862    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.014%)  route 0.580ns (55.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X22Y159        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y159        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.491%)  route 0.569ns (55.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X21Y160        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.569     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X23Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y160        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 31.880    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2477  Failing Endpoints,  Worst Slack       -6.021ns,  Total Violation    -6166.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.021ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 10.682ns (66.727%)  route 5.326ns (33.273%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.051 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.051    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X46Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.270 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.270    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y186        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -6.021    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.995ns  (logic 10.669ns (66.700%)  route 5.326ns (33.300%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 10.661ns (66.683%)  route 5.326ns (33.317%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.249 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.911ns  (logic 10.585ns (66.524%)  route 5.326ns (33.476%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.173 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.173    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.904ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 10.565ns (66.482%)  route 5.326ns (33.518%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.153 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.153    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -5.904    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 10.552ns (66.455%)  route 5.326ns (33.545%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.140 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.140    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.884ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.870ns  (logic 10.544ns (66.438%)  route 5.326ns (33.562%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.132 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.132    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -5.884    

Slack (VIOLATED) :        -5.808ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 10.468ns (66.276%)  route 5.326ns (33.724%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.056 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.056    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -5.808    

Slack (VIOLATED) :        -5.788ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.774ns  (logic 10.448ns (66.234%)  route 5.326ns (33.766%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.036 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.036    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                 -5.788    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 10.435ns (66.206%)  route 5.326ns (33.794%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.023 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.023    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.664     8.644    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.569     9.212    
                         clock uncertainty           -0.074     9.138    
    SLICE_X46Y183        FDRE (Setup_fdre_C_D)        0.109     9.247    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -5.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.645    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X33Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.917    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.074    -0.431    
    SLICE_X30Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X50Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X50Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.339    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X39Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[6]
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X38Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.330    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.568%)  route 0.297ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.576    -0.588    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X12Y98         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.297    -0.127    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]_0
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.074    -0.250    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.141    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.619%)  route 0.304ns (70.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X31Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.304    -0.166    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[14]
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/CLK
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X14Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.181    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[28]
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/CLK
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X38Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.333    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.646    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.920    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.074    -0.408    
    SLICE_X30Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.995%)  route 0.232ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X46Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q
                         net (fo=1, routed)           0.232    -0.218    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/s_axis_tvalid
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.832    -0.841    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.074    -0.258    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.017    -0.241    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[30]
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/CLK
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X38Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.335    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.156    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X54Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.339    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.745ns,  Total Violation    -2132.487ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.745ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.216ns  (logic 7.550ns (81.922%)  route 1.666ns (18.078%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.613 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.613    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.613    
  -------------------------------------------------------------------
                         slack                                 -8.745    

Slack (VIOLATED) :        -8.737ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.208ns  (logic 7.542ns (81.906%)  route 1.666ns (18.094%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.605 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.605    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.605    
  -------------------------------------------------------------------
                         slack                                 -8.737    

Slack (VIOLATED) :        -8.661ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.132ns  (logic 7.466ns (81.756%)  route 1.666ns (18.244%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.529 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.529    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.529    
  -------------------------------------------------------------------
                         slack                                 -8.661    

Slack (VIOLATED) :        -8.641ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.446ns (81.716%)  route 1.666ns (18.284%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.509 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.509    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.509    
  -------------------------------------------------------------------
                         slack                                 -8.641    

Slack (VIOLATED) :        -8.628ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.099ns  (logic 7.433ns (81.690%)  route 1.666ns (18.311%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.496 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.496    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.496    
  -------------------------------------------------------------------
                         slack                                 -8.628    

Slack (VIOLATED) :        -8.620ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.091ns  (logic 7.425ns (81.673%)  route 1.666ns (18.327%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.488 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.488    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.488    
  -------------------------------------------------------------------
                         slack                                 -8.620    

Slack (VIOLATED) :        -8.544ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.015ns  (logic 7.349ns (81.519%)  route 1.666ns (18.481%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.412 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.412    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.412    
  -------------------------------------------------------------------
                         slack                                 -8.544    

Slack (VIOLATED) :        -8.524ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.329ns (81.478%)  route 1.666ns (18.522%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.392 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.392    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.392    
  -------------------------------------------------------------------
                         slack                                 -8.524    

Slack (VIOLATED) :        -8.510ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.982ns  (logic 7.316ns (81.451%)  route 1.666ns (18.549%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.379 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.379    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.198   168.760    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.869    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.869    
                         arrival time                        -177.379    
  -------------------------------------------------------------------
                         slack                                 -8.510    

Slack (VIOLATED) :        -8.502ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.308ns (81.434%)  route 1.666ns (18.566%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.371 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.371    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.198   168.760    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.869    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.869    
                         arrival time                        -177.371    
  -------------------------------------------------------------------
                         slack                                 -8.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.614%)  route 0.540ns (74.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.540     0.149    AM_BP_sec_3/modulation_select_sw
    SLICE_X49Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.194 r  AM_BP_sec_3/AM_peak_detect_i_33/O
                         net (fo=12, routed)          0.000     0.194    AM_peak_detect/sample_in[2]
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.198    -0.012    
    SLICE_X49Y170        FDRE (Hold_fdre_C_D)         0.092     0.080    AM_peak_detect/past_val_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.413%)  route 0.625ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X52Y100        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.625     0.161    vsync_synchronize/vsync
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.842    -0.831    vsync_synchronize/clk_out1
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X34Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.041    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.265%)  route 0.550ns (74.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.550     0.159    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.204 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.000     0.204    AM_peak_detect/sample_in[0]
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.198    -0.012    
    SLICE_X48Y170        FDRE (Hold_fdre_C_D)         0.091     0.079    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.273%)  route 0.580ns (75.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.580     0.190    AM_BP_sec_3/modulation_select_sw
    SLICE_X53Y175        LUT3 (Prop_lut3_I2_O)        0.045     0.235 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.000     0.235    AM_peak_detect/sample_in[16]
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.898    -0.775    AM_peak_detect/clk
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.198    -0.020    
    SLICE_X53Y175        FDRE (Hold_fdre_C_D)         0.091     0.071    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.218     0.227    AM_peak_detect/sample_in[9]
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.198    -0.014    
    SLICE_X47Y172        FDRE (Hold_fdre_C_D)         0.055     0.041    AM_peak_detect/past_val_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.943%)  route 0.591ns (76.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.203     0.245    AM_peak_detect/sample_in[14]
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.899    -0.774    AM_peak_detect/clk
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.198    -0.019    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.066     0.047    AM_peak_detect/past_val_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.897%)  route 0.592ns (76.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.004    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.041 r  AM_BP_sec_3/AM_peak_detect_i_23/O
                         net (fo=12, routed)          0.206     0.247    AM_peak_detect/sample_in[12]
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.198    -0.014    
    SLICE_X49Y172        FDRE (Hold_fdre_C_D)         0.057     0.043    AM_peak_detect/past_val_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.617%)  route 0.602ns (76.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.214     0.256    AM_peak_detect/sample_in[14]
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.900    -0.773    AM_peak_detect/clk
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.198    -0.018    
    SLICE_X51Y173        FDRE (Hold_fdre_C_D)         0.070     0.052    AM_peak_detect/past_val_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.315%)  route 0.612ns (76.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.257     0.266    AM_peak_detect/sample_in[9]
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.907    -0.766    AM_peak_detect/clk
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.198    -0.011    
    SLICE_X41Y172        FDRE (Hold_fdre_C_D)         0.072     0.061    AM_peak_detect/past_val_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.250%)  route 0.614ns (76.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.307    -0.084    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y171        LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  AM_BP_sec_3/AM_peak_detect_i_31/O
                         net (fo=12, routed)          0.307     0.268    AM_peak_detect/sample_in[4]
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.909    -0.764    AM_peak_detect/clk
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.198    -0.009    
    SLICE_X42Y169        FDRE (Hold_fdre_C_D)         0.059     0.050    AM_peak_detect/past_val_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          423  Failing Endpoints,  Worst Slack       -5.532ns,  Total Violation    -1989.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.532ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.744ns  (logic 1.699ns (29.581%)  route 4.045ns (70.419%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 29.260 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.543    34.819    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.511    29.260    my_buffer/clk_out2
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.199    29.456    
    SLICE_X62Y96         FDRE (Setup_fdre_C_CE)      -0.169    29.287    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.287    
                         arrival time                         -34.818    
  -------------------------------------------------------------------
                         slack                                 -5.532    

Slack (VIOLATED) :        -5.460ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/write_frame2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.858ns  (logic 2.242ns (38.273%)  route 3.616ns (61.727%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.244 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 29.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.614    29.074    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456    29.530 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.764    30.294    AD9220/sample_offset[4]
    SLICE_X59Y102        LUT4 (Prop_lut4_I0_O)        0.124    30.418 r  AD9220/FSM_sequential_state[3]_i_121/O
                         net (fo=1, routed)           0.000    30.418    AD9220/FSM_sequential_state[3]_i_121_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.950 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.950    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.064 r  AD9220/FSM_sequential_state_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.064    AD9220/FSM_sequential_state_reg[3]_i_34_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.335 r  AD9220/FSM_sequential_state_reg[3]_i_39/CO[0]
                         net (fo=2, routed)           0.560    31.895    AD9220/FSM_sequential_state_reg[3]_i_39_n_3
    SLICE_X62Y105        LUT4 (Prop_lut4_I1_O)        0.373    32.268 r  AD9220/write_frame2_i_5/O
                         net (fo=1, routed)           0.822    33.091    AD9220/write_frame2_i_5_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  AD9220/write_frame2_i_4/O
                         net (fo=2, routed)           0.879    34.094    my_buffer/write_frame1_reg_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.218 r  my_buffer/write_frame2_i_3/O
                         net (fo=1, routed)           0.590    34.808    my_buffer/write_frame2_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I2_O)        0.124    34.932 r  my_buffer/write_frame2_i_1/O
                         net (fo=1, routed)           0.000    34.932    my_buffer/write_frame2_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.496    29.244    my_buffer/clk_out2
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/C
                         clock pessimism              0.395    29.640    
                         clock uncertainty           -0.199    29.440    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.032    29.472    my_buffer/write_frame2_reg
  -------------------------------------------------------------------
                         required time                         29.472    
                         arrival time                         -34.932    
  -------------------------------------------------------------------
                         slack                                 -5.460    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X64Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.398ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.575ns  (logic 1.699ns (30.474%)  route 3.876ns (69.526%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.261 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.375    34.650    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.512    29.261    my_buffer/clk_out2
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/C
                         clock pessimism              0.395    29.656    
                         clock uncertainty           -0.199    29.457    
    SLICE_X63Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.252    my_buffer/frame1_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         29.252    
                         arrival time                         -34.650    
  -------------------------------------------------------------------
                         slack                                 -5.398    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.354ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.709ns  (logic 1.699ns (29.761%)  route 4.010ns (70.239%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.508    34.784    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X66Y99         FDCE (Setup_fdce_C_D)       -0.028    29.430    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.430    
                         arrival time                         -34.784    
  -------------------------------------------------------------------
                         slack                                 -5.354    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X66Y98         FDRE (Setup_fdre_C_CE)      -0.169    29.289    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.289    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.184%)  route 0.616ns (76.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.616     0.152    my_trigger/sample_offset[11]
    SLICE_X60Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.197 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.199    -0.087    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.121     0.034    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.637%)  route 0.636ns (77.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.636     0.172    my_buffer/sample_offset[4]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/data_to_frame10_in[4]
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.120     0.043    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.477ns (57.477%)  route 0.353ns (42.523%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.227 r  xvga1/pixel_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.227    fft_histogram/D[0]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.199    -0.088    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.046    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.568%)  route 0.638ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.638     0.174    my_trigger/sample_offset[9]
    SLICE_X60Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[9]_1
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.199    -0.087    
    SLICE_X60Y108        FDRE (Hold_fdre_C_D)         0.121     0.034    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.241%)  route 0.614ns (76.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.614     0.151    my_trigger/sample_offset[4]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.196 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    my_buffer/past_signal_reg[4]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.199    -0.086    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.006    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.361%)  route 0.646ns (77.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.646     0.184    my_trigger/sample_offset[1]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[1]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.120     0.035    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.169%)  route 0.653ns (77.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.653     0.191    my_trigger/sample_offset[3]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.236 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.236    my_buffer/past_signal_reg[3]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.121     0.036    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.853%)  route 0.628ns (77.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.628     0.165    my_trigger/sample_offset[8]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.210 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/past_signal_reg[8]_1
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.199    -0.087    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     0.005    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.833%)  route 0.629ns (77.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.629     0.166    my_trigger/sample_offset[7]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.211 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.211    my_buffer/past_signal_reg[7]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.199    -0.086    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.006    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.512ns (59.198%)  route 0.353ns (40.802%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.262 r  xvga1/pixel_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    fft_histogram/D[1]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.199    -0.088    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.046    fft_histogram/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          423  Failing Endpoints,  Worst Slack       -5.532ns,  Total Violation    -1989.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.532ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.744ns  (logic 1.699ns (29.581%)  route 4.045ns (70.419%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 29.260 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.543    34.819    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.511    29.260    my_buffer/clk_out2
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.199    29.456    
    SLICE_X62Y96         FDRE (Setup_fdre_C_CE)      -0.169    29.287    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.287    
                         arrival time                         -34.818    
  -------------------------------------------------------------------
                         slack                                 -5.532    

Slack (VIOLATED) :        -5.460ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/write_frame2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.858ns  (logic 2.242ns (38.273%)  route 3.616ns (61.727%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.244 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 29.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.614    29.074    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456    29.530 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.764    30.294    AD9220/sample_offset[4]
    SLICE_X59Y102        LUT4 (Prop_lut4_I0_O)        0.124    30.418 r  AD9220/FSM_sequential_state[3]_i_121/O
                         net (fo=1, routed)           0.000    30.418    AD9220/FSM_sequential_state[3]_i_121_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.950 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.950    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.064 r  AD9220/FSM_sequential_state_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.064    AD9220/FSM_sequential_state_reg[3]_i_34_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.335 r  AD9220/FSM_sequential_state_reg[3]_i_39/CO[0]
                         net (fo=2, routed)           0.560    31.895    AD9220/FSM_sequential_state_reg[3]_i_39_n_3
    SLICE_X62Y105        LUT4 (Prop_lut4_I1_O)        0.373    32.268 r  AD9220/write_frame2_i_5/O
                         net (fo=1, routed)           0.822    33.091    AD9220/write_frame2_i_5_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  AD9220/write_frame2_i_4/O
                         net (fo=2, routed)           0.879    34.094    my_buffer/write_frame1_reg_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.218 r  my_buffer/write_frame2_i_3/O
                         net (fo=1, routed)           0.590    34.808    my_buffer/write_frame2_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I2_O)        0.124    34.932 r  my_buffer/write_frame2_i_1/O
                         net (fo=1, routed)           0.000    34.932    my_buffer/write_frame2_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.496    29.244    my_buffer/clk_out2
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/C
                         clock pessimism              0.395    29.640    
                         clock uncertainty           -0.199    29.440    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.032    29.472    my_buffer/write_frame2_reg
  -------------------------------------------------------------------
                         required time                         29.472    
                         arrival time                         -34.932    
  -------------------------------------------------------------------
                         slack                                 -5.460    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X64Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.398ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.575ns  (logic 1.699ns (30.474%)  route 3.876ns (69.526%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.261 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.375    34.650    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.512    29.261    my_buffer/clk_out2
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/C
                         clock pessimism              0.395    29.656    
                         clock uncertainty           -0.199    29.457    
    SLICE_X63Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.252    my_buffer/frame1_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         29.252    
                         arrival time                         -34.650    
  -------------------------------------------------------------------
                         slack                                 -5.398    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.354ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.709ns  (logic 1.699ns (29.761%)  route 4.010ns (70.239%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.508    34.784    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X66Y99         FDCE (Setup_fdce_C_D)       -0.028    29.430    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.430    
                         arrival time                         -34.784    
  -------------------------------------------------------------------
                         slack                                 -5.354    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.199    29.458    
    SLICE_X66Y98         FDRE (Setup_fdre_C_CE)      -0.169    29.289    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.289    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.184%)  route 0.616ns (76.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.616     0.152    my_trigger/sample_offset[11]
    SLICE_X60Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.197 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.199    -0.087    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.121     0.034    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.637%)  route 0.636ns (77.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.636     0.172    my_buffer/sample_offset[4]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/data_to_frame10_in[4]
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.120     0.043    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.477ns (57.477%)  route 0.353ns (42.523%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.227 r  xvga1/pixel_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.227    fft_histogram/D[0]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.199    -0.088    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.046    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.568%)  route 0.638ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.638     0.174    my_trigger/sample_offset[9]
    SLICE_X60Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[9]_1
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.199    -0.087    
    SLICE_X60Y108        FDRE (Hold_fdre_C_D)         0.121     0.034    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.241%)  route 0.614ns (76.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.614     0.151    my_trigger/sample_offset[4]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.196 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    my_buffer/past_signal_reg[4]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.199    -0.086    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.006    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.361%)  route 0.646ns (77.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.646     0.184    my_trigger/sample_offset[1]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[1]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.120     0.035    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.169%)  route 0.653ns (77.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.653     0.191    my_trigger/sample_offset[3]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.236 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.236    my_buffer/past_signal_reg[3]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.121     0.036    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.853%)  route 0.628ns (77.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.628     0.165    my_trigger/sample_offset[8]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.210 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/past_signal_reg[8]_1
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.199    -0.087    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     0.005    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.833%)  route 0.629ns (77.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.629     0.166    my_trigger/sample_offset[7]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.211 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.211    my_buffer/past_signal_reg[7]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.199    -0.086    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.006    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.512ns (59.198%)  route 0.353ns (40.802%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.262 r  xvga1/pixel_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    fft_histogram/D[1]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.199    -0.088    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.046    fft_histogram/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 8.250ns (54.405%)  route 6.914ns (45.595%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.322    13.333 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    13.911    xvga1/rgb[1]_i_2_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.327    14.238 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.238    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.032    14.365    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.039ns  (logic 8.051ns (53.535%)  route 6.988ns (46.465%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.651    13.989    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.113 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.113    xvga1_n_70
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.866ns  (logic 8.051ns (54.155%)  route 6.815ns (45.845%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.816    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.940 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.940    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.032    14.364    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.861ns  (logic 8.051ns (54.174%)  route 6.810ns (45.826%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    13.811    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.935 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    13.935    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.909ns  (logic 8.051ns (54.001%)  route 6.858ns (45.999%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.521    13.859    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.983 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.983    xvga1_n_67
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.412    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 8.051ns (53.995%)  route 6.860ns (46.005%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.523    13.861    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.985 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    13.985    xvga1_n_65
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.081    14.414    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.899ns  (logic 8.051ns (54.037%)  route 6.848ns (45.963%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.511    13.849    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.973 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.973    xvga1_n_64
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.412    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.833ns  (logic 8.051ns (54.277%)  route 6.782ns (45.723%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    13.783    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I4_O)        0.124    13.907 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.907    xvga1_n_69
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y101        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 8.051ns (54.547%)  route 6.709ns (45.453%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.372    13.710    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.834 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.834    xvga1_n_71
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 8.051ns (54.496%)  route 6.723ns (45.504%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.386    13.724    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.848 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.848    xvga1_n_66
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.077    14.411    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.831%)  route 0.238ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame1_addr_reg[4]/Q
                         net (fo=5, routed)           0.238    -0.194    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.253    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fft_histogram/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  fft_histogram/pixel_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.389    xvga1/rgb_reg[11][1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.079    -0.513    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.092    -0.421    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_buffer/write_frame1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X63Y97         FDRE                                         r  my_buffer/write_frame1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/write_frame1_reg/Q
                         net (fo=5, routed)           0.174    -0.281    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.079    -0.457    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089    -0.368    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.685%)  route 0.290ns (67.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X67Y97         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.290    -0.164    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.253    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.647%)  route 0.125ns (37.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X62Y111        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.125    -0.316    my_buffer/past_signal11_reg[8]_0
    SLICE_X66Y111        LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X66Y111        FDRE (Hold_fdre_C_D)         0.121    -0.366    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_trigger/height_out_audio_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_trigger/clk_out2
    SLICE_X67Y110        FDRE                                         r  my_trigger/height_out_audio_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_trigger/height_out_audio_reg[10]/Q
                         net (fo=44, routed)          0.128    -0.336    my_buffer/past_signal2_reg[10]_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  my_buffer/past_signal13[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    my_buffer/past_signal13[10]_i_1_n_0
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.079    -0.512    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.121    -0.391    my_buffer/past_signal13_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.077%)  route 0.124ns (39.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X65Y110        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal12_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.340    my_buffer/past_signal12_reg[1]_0
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  my_buffer/past_signal13[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    my_buffer/past_signal13[1]_i_1_n_0
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.841    my_buffer/clk_out2
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092    -0.395    my_buffer/past_signal13_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder1_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.557    -0.607    encoder1_sw_synchronize/clk_out2
    SLICE_X66Y116        FDRE                                         r  encoder1_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  encoder1_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.343    encoder1_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    encoder1_sw_synchronize/clk_out2
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.079    -0.514    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070    -0.444    encoder1_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.079    -0.527    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.406    nolabel_line153/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.079    -0.527    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.406    nolabel_line153/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.692ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.298%)  route 0.621ns (59.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X23Y160        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y160        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.989%)  route 0.603ns (59.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X24Y160        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y160        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.538%)  route 0.501ns (54.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X28Y165        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.501     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y165        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.977%)  route 0.605ns (57.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X28Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.605     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X27Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y165        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.364%)  route 0.596ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y159        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X22Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y159        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.377%)  route 0.595ns (56.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X24Y159        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X22Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y159        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.900%)  route 0.458ns (50.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X28Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y165        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.227%)  route 0.452ns (49.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.452     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y165        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  8.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.692ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.298%)  route 0.621ns (59.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X23Y160        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y160        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.989%)  route 0.603ns (59.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X24Y160        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X21Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y160        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.538%)  route 0.501ns (54.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X28Y165        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.501     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y165        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.977%)  route 0.605ns (57.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X28Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.605     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X27Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y165        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.364%)  route 0.596ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y159        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X22Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y159        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.377%)  route 0.595ns (56.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X24Y159        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X22Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y159        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.900%)  route 0.458ns (50.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X28Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y165        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.227%)  route 0.452ns (49.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.452     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X24Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y165        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  8.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2477  Failing Endpoints,  Worst Slack       -6.021ns,  Total Violation    -6166.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.021ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 10.682ns (66.727%)  route 5.326ns (33.273%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.051 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.051    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X46Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.270 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.270    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y186        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y186        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -6.021    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.995ns  (logic 10.669ns (66.700%)  route 5.326ns (33.300%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 10.661ns (66.683%)  route 5.326ns (33.317%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.249 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.911ns  (logic 10.585ns (66.524%)  route 5.326ns (33.476%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.173 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.173    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.904ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 10.565ns (66.482%)  route 5.326ns (33.518%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.934 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.934    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X46Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.153 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.153    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y185        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.109     9.249    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -5.904    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 10.552ns (66.455%)  route 5.326ns (33.545%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.140 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.140    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.884ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.870ns  (logic 10.544ns (66.438%)  route 5.326ns (33.562%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.132 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.132    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -5.884    

Slack (VIOLATED) :        -5.808ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 10.468ns (66.276%)  route 5.326ns (33.724%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.056 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.056    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -5.808    

Slack (VIOLATED) :        -5.788ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.774ns  (logic 10.448ns (66.234%)  route 5.326ns (33.766%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.817 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.817    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.036 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.036    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.665     8.645    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y184        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.569     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.109     9.248    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                 -5.788    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 10.435ns (66.206%)  route 5.326ns (33.794%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X22Y168        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[0]/Q
                         net (fo=26, routed)          0.838     0.556    FM_stage_1/FM_BP_sec_4/index_reg[0]_0[0]
    SLICE_X20Y168        LUT4 (Prop_lut4_I1_O)        0.124     0.680 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.956     1.635    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I2_O)        0.124     1.759 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2/O
                         net (fo=1, routed)           0.000     1.759    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_19__2_n_0
    SLICE_X16Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     1.976 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2/O
                         net (fo=1, routed)           0.777     2.753    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_1__2_n_0
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.964 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.966    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.484 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.948    10.432    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X47Y166        LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.556    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.106 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X47Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.220    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.334 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.334    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.448 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.448    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.562 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.562    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.875 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/O[3]
                         net (fo=2, routed)           0.797    12.672    FM_stage_1/FM_BP_sec_4/y_sum2__5[56]
    SLICE_X46Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.404 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.404    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.521    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    13.764    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.881 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.881    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.998 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.998    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.349    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.466    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X46Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.583    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X46Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.700 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.700    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X46Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.023 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.023    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.664     8.644    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X46Y183        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.569     9.212    
                         clock uncertainty           -0.074     9.138    
    SLICE_X46Y183        FDRE (Setup_fdre_C_D)        0.109     9.247    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -5.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.645    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X33Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.917    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y163        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.074    -0.431    
    SLICE_X30Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X50Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X50Y77         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X50Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.339    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X39Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[6]
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X38Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X38Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.330    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.568%)  route 0.297ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.576    -0.588    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X12Y98         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.297    -0.127    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]_0
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y106        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.074    -0.250    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.141    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.619%)  route 0.304ns (70.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X31Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.304    -0.166    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[14]
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y98         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16/CLK
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X14Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.181    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][14]_srl16
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[28]
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32/CLK
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X38Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.333    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.646    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.920    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.074    -0.408    
    SLICE_X30Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.995%)  route 0.232ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X46Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q
                         net (fo=1, routed)           0.232    -0.218    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/s_axis_tvalid
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.832    -0.841    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X47Y100        FDRE                                         r  fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.074    -0.258    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.017    -0.241    fft_mag_i/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.154    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[30]
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y71         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32/CLK
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X38Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.335    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.156    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.822    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y71         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X54Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.339    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.746ns,  Total Violation    -2133.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.746ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.216ns  (logic 7.550ns (81.922%)  route 1.666ns (18.078%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.613 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.613    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.613    
  -------------------------------------------------------------------
                         slack                                 -8.746    

Slack (VIOLATED) :        -8.738ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.208ns  (logic 7.542ns (81.906%)  route 1.666ns (18.094%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.605 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.605    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.605    
  -------------------------------------------------------------------
                         slack                                 -8.738    

Slack (VIOLATED) :        -8.662ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.132ns  (logic 7.466ns (81.756%)  route 1.666ns (18.244%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.529 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.529    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.529    
  -------------------------------------------------------------------
                         slack                                 -8.662    

Slack (VIOLATED) :        -8.642ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.446ns (81.716%)  route 1.666ns (18.284%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.509 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.509    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.509    
  -------------------------------------------------------------------
                         slack                                 -8.642    

Slack (VIOLATED) :        -8.629ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.099ns  (logic 7.433ns (81.690%)  route 1.666ns (18.311%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.496 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.496    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.496    
  -------------------------------------------------------------------
                         slack                                 -8.629    

Slack (VIOLATED) :        -8.621ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.091ns  (logic 7.425ns (81.673%)  route 1.666ns (18.327%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.488 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.488    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.488    
  -------------------------------------------------------------------
                         slack                                 -8.621    

Slack (VIOLATED) :        -8.545ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.015ns  (logic 7.349ns (81.519%)  route 1.666ns (18.481%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.412 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.412    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.412    
  -------------------------------------------------------------------
                         slack                                 -8.545    

Slack (VIOLATED) :        -8.525ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.329ns (81.478%)  route 1.666ns (18.522%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.392 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.392    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.199   168.758    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.867    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.867    
                         arrival time                        -177.392    
  -------------------------------------------------------------------
                         slack                                 -8.525    

Slack (VIOLATED) :        -8.511ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.982ns  (logic 7.316ns (81.451%)  route 1.666ns (18.549%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.379 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.379    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.199   168.759    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.379    
  -------------------------------------------------------------------
                         slack                                 -8.511    

Slack (VIOLATED) :        -8.503ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.308ns (81.434%)  route 1.666ns (18.566%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.371 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.371    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.199   168.759    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.371    
  -------------------------------------------------------------------
                         slack                                 -8.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.614%)  route 0.540ns (74.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.540     0.149    AM_BP_sec_3/modulation_select_sw
    SLICE_X49Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.194 r  AM_BP_sec_3/AM_peak_detect_i_33/O
                         net (fo=12, routed)          0.000     0.194    AM_peak_detect/sample_in[2]
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X49Y170        FDRE (Hold_fdre_C_D)         0.092     0.081    AM_peak_detect/past_val_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.413%)  route 0.625ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X52Y100        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.625     0.161    vsync_synchronize/vsync
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.842    -0.831    vsync_synchronize/clk_out1
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X34Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.042    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.265%)  route 0.550ns (74.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.550     0.159    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.204 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.000     0.204    AM_peak_detect/sample_in[0]
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X48Y170        FDRE (Hold_fdre_C_D)         0.091     0.080    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.273%)  route 0.580ns (75.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.580     0.190    AM_BP_sec_3/modulation_select_sw
    SLICE_X53Y175        LUT3 (Prop_lut3_I2_O)        0.045     0.235 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.000     0.235    AM_peak_detect/sample_in[16]
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.898    -0.775    AM_peak_detect/clk
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.199    -0.019    
    SLICE_X53Y175        FDRE (Hold_fdre_C_D)         0.091     0.072    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.218     0.227    AM_peak_detect/sample_in[9]
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.199    -0.013    
    SLICE_X47Y172        FDRE (Hold_fdre_C_D)         0.055     0.042    AM_peak_detect/past_val_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.943%)  route 0.591ns (76.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.203     0.245    AM_peak_detect/sample_in[14]
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.899    -0.774    AM_peak_detect/clk
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.199    -0.018    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.066     0.048    AM_peak_detect/past_val_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.897%)  route 0.592ns (76.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.004    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.041 r  AM_BP_sec_3/AM_peak_detect_i_23/O
                         net (fo=12, routed)          0.206     0.247    AM_peak_detect/sample_in[12]
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.199    -0.013    
    SLICE_X49Y172        FDRE (Hold_fdre_C_D)         0.057     0.044    AM_peak_detect/past_val_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.617%)  route 0.602ns (76.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.214     0.256    AM_peak_detect/sample_in[14]
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.900    -0.773    AM_peak_detect/clk
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.199    -0.017    
    SLICE_X51Y173        FDRE (Hold_fdre_C_D)         0.070     0.053    AM_peak_detect/past_val_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.315%)  route 0.612ns (76.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.257     0.266    AM_peak_detect/sample_in[9]
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.907    -0.766    AM_peak_detect/clk
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.199    -0.010    
    SLICE_X41Y172        FDRE (Hold_fdre_C_D)         0.072     0.062    AM_peak_detect/past_val_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.250%)  route 0.614ns (76.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.307    -0.084    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y171        LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  AM_BP_sec_3/AM_peak_detect_i_31/O
                         net (fo=12, routed)          0.307     0.268    AM_peak_detect/sample_in[4]
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.909    -0.764    AM_peak_detect/clk
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.199    -0.008    
    SLICE_X42Y169        FDRE (Hold_fdre_C_D)         0.059     0.051    AM_peak_detect/past_val_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.690ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.477%)  route 0.761ns (62.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X27Y164        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.761     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y167        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 31.690    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.697%)  route 0.586ns (58.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X22Y159        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.586     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y159        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X21Y160        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X23Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y160        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.083%)  route 0.577ns (57.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y165        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.816%)  route 0.609ns (57.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X27Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.609     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y167        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 31.842    

Slack (MET) :             31.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.725%)  route 0.587ns (56.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y165                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X25Y165        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y165        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 31.862    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.014%)  route 0.580ns (55.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X22Y159        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y159        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.491%)  route 0.569ns (55.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X21Y160        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.569     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X23Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y160        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 31.880    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.745ns,  Total Violation    -2132.487ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.745ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.216ns  (logic 7.550ns (81.922%)  route 1.666ns (18.078%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.613 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.613    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.613    
  -------------------------------------------------------------------
                         slack                                 -8.745    

Slack (VIOLATED) :        -8.737ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.208ns  (logic 7.542ns (81.906%)  route 1.666ns (18.094%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.605 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.605    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.605    
  -------------------------------------------------------------------
                         slack                                 -8.737    

Slack (VIOLATED) :        -8.661ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.132ns  (logic 7.466ns (81.756%)  route 1.666ns (18.244%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.529 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.529    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.529    
  -------------------------------------------------------------------
                         slack                                 -8.661    

Slack (VIOLATED) :        -8.641ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.446ns (81.716%)  route 1.666ns (18.284%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.290 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.290    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.509 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.509    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y108        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y108        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.509    
  -------------------------------------------------------------------
                         slack                                 -8.641    

Slack (VIOLATED) :        -8.628ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.099ns  (logic 7.433ns (81.690%)  route 1.666ns (18.311%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.496 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.496    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.496    
  -------------------------------------------------------------------
                         slack                                 -8.628    

Slack (VIOLATED) :        -8.620ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.091ns  (logic 7.425ns (81.673%)  route 1.666ns (18.327%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.488 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.488    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.488    
  -------------------------------------------------------------------
                         slack                                 -8.620    

Slack (VIOLATED) :        -8.544ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.015ns  (logic 7.349ns (81.519%)  route 1.666ns (18.481%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.412 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.412    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.412    
  -------------------------------------------------------------------
                         slack                                 -8.544    

Slack (VIOLATED) :        -8.524ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.329ns (81.478%)  route 1.666ns (18.522%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 168.562 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.173 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.173    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.392 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.392    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.583   168.562    LO/clk_out1
    SLICE_X78Y107        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.957    
                         clock uncertainty           -0.198   168.759    
    SLICE_X78Y107        FDRE (Setup_fdre_C_D)        0.109   168.868    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.868    
                         arrival time                        -177.392    
  -------------------------------------------------------------------
                         slack                                 -8.524    

Slack (VIOLATED) :        -8.510ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.982ns  (logic 7.316ns (81.451%)  route 1.666ns (18.549%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.379 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.379    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.198   168.760    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.869    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.869    
                         arrival time                        -177.379    
  -------------------------------------------------------------------
                         slack                                 -8.510    

Slack (VIOLATED) :        -8.502ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.308ns (81.434%)  route 1.666ns (18.566%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 168.563 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.834ns = ( 168.397 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.706   168.397    adjust_frequency/clk_out2
    SLICE_X78Y100        FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.478   168.875 r  adjust_frequency/center_frequency_out_reg[2]/Q
                         net (fo=11, routed)          0.493   169.367    LO/Q[2]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694   170.061 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.061    LO/phase_inc0_i_5_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.175 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.175    LO/phase_inc0_i_4_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.289 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.289    LO/phase_inc0_i_3_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.403 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.403    LO/phase_inc0_i_2_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.737 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.285    LO/A[17]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.305 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.931    LO/phase_inc0_n_100
    SLICE_X78Y101        LUT2 (Prop_lut2_I0_O)        0.124   176.055 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.055    LO/phase[0]_i_4_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.588 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.588    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.705 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.705    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.822 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.822    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.939 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.939    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.056 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.056    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.371 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.371    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.584   168.563    LO/clk_out1
    SLICE_X78Y106        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.958    
                         clock uncertainty           -0.198   168.760    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)        0.109   168.869    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.869    
                         arrival time                        -177.371    
  -------------------------------------------------------------------
                         slack                                 -8.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.614%)  route 0.540ns (74.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.540     0.149    AM_BP_sec_3/modulation_select_sw
    SLICE_X49Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.194 r  AM_BP_sec_3/AM_peak_detect_i_33/O
                         net (fo=12, routed)          0.000     0.194    AM_peak_detect/sample_in[2]
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X49Y170        FDRE                                         r  AM_peak_detect/past_val_reg[7][2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.198    -0.012    
    SLICE_X49Y170        FDRE (Hold_fdre_C_D)         0.092     0.080    AM_peak_detect/past_val_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.413%)  route 0.625ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X52Y100        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.625     0.161    vsync_synchronize/vsync
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.842    -0.831    vsync_synchronize/clk_out1
    SLICE_X34Y98         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X34Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.041    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.265%)  route 0.550ns (74.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.550     0.159    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y170        LUT3 (Prop_lut3_I2_O)        0.045     0.204 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.000     0.204    AM_peak_detect/sample_in[0]
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.906    -0.767    AM_peak_detect/clk
    SLICE_X48Y170        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.198    -0.012    
    SLICE_X48Y170        FDRE (Hold_fdre_C_D)         0.091     0.079    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.273%)  route 0.580ns (75.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.580     0.190    AM_BP_sec_3/modulation_select_sw
    SLICE_X53Y175        LUT3 (Prop_lut3_I2_O)        0.045     0.235 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.000     0.235    AM_peak_detect/sample_in[16]
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.898    -0.775    AM_peak_detect/clk
    SLICE_X53Y175        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.198    -0.020    
    SLICE_X53Y175        FDRE (Hold_fdre_C_D)         0.091     0.071    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.218     0.227    AM_peak_detect/sample_in[9]
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X47Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][9]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.198    -0.014    
    SLICE_X47Y172        FDRE (Hold_fdre_C_D)         0.055     0.041    AM_peak_detect/past_val_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.943%)  route 0.591ns (76.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.203     0.245    AM_peak_detect/sample_in[14]
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.899    -0.774    AM_peak_detect/clk
    SLICE_X52Y173        FDRE                                         r  AM_peak_detect/past_val_reg[4][14]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.198    -0.019    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.066     0.047    AM_peak_detect/past_val_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.897%)  route 0.592ns (76.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.004    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.041 r  AM_BP_sec_3/AM_peak_detect_i_23/O
                         net (fo=12, routed)          0.206     0.247    AM_peak_detect/sample_in[12]
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.904    -0.769    AM_peak_detect/clk
    SLICE_X49Y172        FDRE                                         r  AM_peak_detect/past_val_reg[1][12]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.198    -0.014    
    SLICE_X49Y172        FDRE (Hold_fdre_C_D)         0.057     0.043    AM_peak_detect/past_val_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.617%)  route 0.602ns (76.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.387    -0.003    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y172        LUT3 (Prop_lut3_I2_O)        0.045     0.042 r  AM_BP_sec_3/AM_peak_detect_i_21/O
                         net (fo=12, routed)          0.214     0.256    AM_peak_detect/sample_in[14]
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.900    -0.773    AM_peak_detect/clk
    SLICE_X51Y173        FDRE                                         r  AM_peak_detect/past_val_reg[6][14]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.198    -0.018    
    SLICE_X51Y173        FDRE (Hold_fdre_C_D)         0.070     0.052    AM_peak_detect/past_val_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.315%)  route 0.612ns (76.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.355    -0.036    AM_BP_sec_3/modulation_select_sw
    SLICE_X48Y171        LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  AM_BP_sec_3/AM_peak_detect_i_26/O
                         net (fo=12, routed)          0.257     0.266    AM_peak_detect/sample_in[9]
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.907    -0.766    AM_peak_detect/clk
    SLICE_X41Y172        FDRE                                         r  AM_peak_detect/past_val_reg[3][9]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.198    -0.011    
    SLICE_X41Y172        FDRE (Hold_fdre_C_D)         0.072     0.061    AM_peak_detect/past_val_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.250%)  route 0.614ns (76.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.632    -0.532    clk_65mhz
    SLICE_X51Y170        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.307    -0.084    AM_BP_sec_3/modulation_select_sw
    SLICE_X51Y171        LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  AM_BP_sec_3/AM_peak_detect_i_31/O
                         net (fo=12, routed)          0.307     0.268    AM_peak_detect/sample_in[4]
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.909    -0.764    AM_peak_detect/clk
    SLICE_X42Y169        FDRE                                         r  AM_peak_detect/past_val_reg[3][4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.198    -0.009    
    SLICE_X42Y169        FDRE (Hold_fdre_C_D)         0.059     0.050    AM_peak_detect/past_val_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          423  Failing Endpoints,  Worst Slack       -5.530ns,  Total Violation    -1988.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.530ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.744ns  (logic 1.699ns (29.581%)  route 4.045ns (70.419%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 29.260 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.543    34.819    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.511    29.260    my_buffer/clk_out2
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.198    29.457    
    SLICE_X62Y96         FDRE (Setup_fdre_C_CE)      -0.169    29.288    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.288    
                         arrival time                         -34.818    
  -------------------------------------------------------------------
                         slack                                 -5.530    

Slack (VIOLATED) :        -5.458ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/write_frame2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.858ns  (logic 2.242ns (38.273%)  route 3.616ns (61.727%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.244 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 29.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.614    29.074    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456    29.530 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.764    30.294    AD9220/sample_offset[4]
    SLICE_X59Y102        LUT4 (Prop_lut4_I0_O)        0.124    30.418 r  AD9220/FSM_sequential_state[3]_i_121/O
                         net (fo=1, routed)           0.000    30.418    AD9220/FSM_sequential_state[3]_i_121_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.950 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.950    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.064 r  AD9220/FSM_sequential_state_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.064    AD9220/FSM_sequential_state_reg[3]_i_34_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.335 r  AD9220/FSM_sequential_state_reg[3]_i_39/CO[0]
                         net (fo=2, routed)           0.560    31.895    AD9220/FSM_sequential_state_reg[3]_i_39_n_3
    SLICE_X62Y105        LUT4 (Prop_lut4_I1_O)        0.373    32.268 r  AD9220/write_frame2_i_5/O
                         net (fo=1, routed)           0.822    33.091    AD9220/write_frame2_i_5_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  AD9220/write_frame2_i_4/O
                         net (fo=2, routed)           0.879    34.094    my_buffer/write_frame1_reg_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.218 r  my_buffer/write_frame2_i_3/O
                         net (fo=1, routed)           0.590    34.808    my_buffer/write_frame2_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I2_O)        0.124    34.932 r  my_buffer/write_frame2_i_1/O
                         net (fo=1, routed)           0.000    34.932    my_buffer/write_frame2_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.496    29.244    my_buffer/clk_out2
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/C
                         clock pessimism              0.395    29.640    
                         clock uncertainty           -0.198    29.441    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.032    29.473    my_buffer/write_frame2_reg
  -------------------------------------------------------------------
                         required time                         29.473    
                         arrival time                         -34.932    
  -------------------------------------------------------------------
                         slack                                 -5.458    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X64Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.575ns  (logic 1.699ns (30.474%)  route 3.876ns (69.526%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.261 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.375    34.650    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.512    29.261    my_buffer/clk_out2
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/C
                         clock pessimism              0.395    29.656    
                         clock uncertainty           -0.198    29.458    
    SLICE_X63Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.650    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.387ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.387    

Slack (VIOLATED) :        -5.387ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.387    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.709ns  (logic 1.699ns (29.761%)  route 4.010ns (70.239%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.508    34.784    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X66Y99         FDCE (Setup_fdce_C_D)       -0.028    29.431    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.431    
                         arrival time                         -34.784    
  -------------------------------------------------------------------
                         slack                                 -5.353    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X66Y98         FDRE (Setup_fdre_C_CE)      -0.169    29.290    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.290    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.184%)  route 0.616ns (76.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.616     0.152    my_trigger/sample_offset[11]
    SLICE_X60Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.197 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.198    -0.089    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.121     0.032    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.637%)  route 0.636ns (77.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.636     0.172    my_buffer/sample_offset[4]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/data_to_frame10_in[4]
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.078    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.120     0.042    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.477ns (57.477%)  route 0.353ns (42.523%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.227 r  xvga1/pixel_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.227    fft_histogram/D[0]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.198    -0.090    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.044    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.568%)  route 0.638ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.638     0.174    my_trigger/sample_offset[9]
    SLICE_X60Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[9]_1
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.198    -0.089    
    SLICE_X60Y108        FDRE (Hold_fdre_C_D)         0.121     0.032    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.241%)  route 0.614ns (76.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.614     0.151    my_trigger/sample_offset[4]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.196 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    my_buffer/past_signal_reg[4]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.198    -0.088    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.004    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.361%)  route 0.646ns (77.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.646     0.184    my_trigger/sample_offset[1]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[1]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.120     0.033    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.169%)  route 0.653ns (77.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.653     0.191    my_trigger/sample_offset[3]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.236 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.236    my_buffer/past_signal_reg[3]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.121     0.034    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.853%)  route 0.628ns (77.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.628     0.165    my_trigger/sample_offset[8]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.210 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/past_signal_reg[8]_1
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.198    -0.089    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     0.003    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.833%)  route 0.629ns (77.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.629     0.166    my_trigger/sample_offset[7]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.211 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.211    my_buffer/past_signal_reg[7]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.198    -0.088    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.004    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.512ns (59.198%)  route 0.353ns (40.802%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.262 r  xvga1/pixel_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    fft_histogram/D[1]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.198    -0.090    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.044    fft_histogram/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 8.250ns (54.405%)  route 6.914ns (45.595%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.322    13.333 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    13.911    xvga1/rgb[1]_i_2_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.327    14.238 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.238    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.032    14.365    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.039ns  (logic 8.051ns (53.535%)  route 6.988ns (46.465%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.651    13.989    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.113 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.113    xvga1_n_70
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.866ns  (logic 8.051ns (54.155%)  route 6.815ns (45.845%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.816    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.940 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.940    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.032    14.364    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.861ns  (logic 8.051ns (54.174%)  route 6.810ns (45.826%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    13.811    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.935 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    13.935    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.909ns  (logic 8.051ns (54.001%)  route 6.858ns (45.999%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.521    13.859    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.983 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.983    xvga1_n_67
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.412    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 8.051ns (53.995%)  route 6.860ns (46.005%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.523    13.861    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.985 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    13.985    xvga1_n_65
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.081    14.414    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.899ns  (logic 8.051ns (54.037%)  route 6.848ns (45.963%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.511    13.849    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.973 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.973    xvga1_n_64
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    13.853    clk_65mhz
    SLICE_X56Y103        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.079    14.333    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.079    14.412    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.833ns  (logic 8.051ns (54.277%)  route 6.782ns (45.723%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    13.783    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I4_O)        0.124    13.907 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.907    xvga1_n_69
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y101        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y101        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 8.051ns (54.547%)  route 6.709ns (45.453%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.372    13.710    xvga1/rgb[11]_i_3_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.834 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.834    xvga1_n_71
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X57Y102        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.031    14.365    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 8.051ns (54.496%)  route 6.723ns (45.504%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.614    -0.926    my_trigger/clk_out2
    SLICE_X68Y111        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.507 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.543     1.036    my_trigger/height_out_signal_reg[1]_0
    SLICE_X58Y104        LUT3 (Prop_lut3_I1_O)        0.299     1.335 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.335    plot/scaled_trigger_height1_1[0]
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.868 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.868    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.985 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.985    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.102 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.102    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.321 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.759     3.080    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.012     7.092 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.995     8.088    plot/scaled_trigger_height1_n_94
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     8.212 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.519     8.731    plot/rgb[11]_i_37_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.311 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.311    plot/rgb_reg[11]_i_26_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.425    plot/rgb_reg[11]_i_25_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           1.007    10.671    plot/pixel_out_triggerline3[11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.302    10.973 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.973    xvga1/rgb[11]_i_4_0[0]
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.349 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.885    12.234    xvga1/plot/pixel_out_triggerline2
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150    12.384 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.627    13.011    xvga1/plot/pixel_out_triggerline0
    SLICE_X55Y101        LUT3 (Prop_lut3_I1_O)        0.326    13.337 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.386    13.724    xvga1/rgb[11]_i_3_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.848 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.848    xvga1_n_66
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    13.854    clk_65mhz
    SLICE_X56Y102        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.079    14.334    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.077    14.411    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.831%)  route 0.238ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame1_addr_reg[4]/Q
                         net (fo=5, routed)           0.238    -0.194    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.253    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fft_histogram/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  fft_histogram/pixel_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.389    xvga1/rgb_reg[11][1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    xvga1_n_74
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    clk_65mhz
    SLICE_X55Y101        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.079    -0.513    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.092    -0.421    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_buffer/write_frame1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X63Y97         FDRE                                         r  my_buffer/write_frame1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/write_frame1_reg/Q
                         net (fo=5, routed)           0.174    -0.281    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.079    -0.457    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089    -0.368    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.685%)  route 0.290ns (67.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X67Y97         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.290    -0.164    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.253    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.647%)  route 0.125ns (37.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X62Y111        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.125    -0.316    my_buffer/past_signal11_reg[8]_0
    SLICE_X66Y111        LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y111        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X66Y111        FDRE (Hold_fdre_C_D)         0.121    -0.366    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_trigger/height_out_audio_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_trigger/clk_out2
    SLICE_X67Y110        FDRE                                         r  my_trigger/height_out_audio_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_trigger/height_out_audio_reg[10]/Q
                         net (fo=44, routed)          0.128    -0.336    my_buffer/past_signal2_reg[10]_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  my_buffer/past_signal13[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    my_buffer/past_signal13[10]_i_1_n_0
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X66Y110        FDRE                                         r  my_buffer/past_signal13_reg[10]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.079    -0.512    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.121    -0.391    my_buffer/past_signal13_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.077%)  route 0.124ns (39.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    my_buffer/clk_out2
    SLICE_X65Y110        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal12_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.340    my_buffer/past_signal12_reg[1]_0
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  my_buffer/past_signal13[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    my_buffer/past_signal13[1]_i_1_n_0
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.841    my_buffer/clk_out2
    SLICE_X63Y109        FDRE                                         r  my_buffer/past_signal13_reg[1]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092    -0.395    my_buffer/past_signal13_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder1_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.557    -0.607    encoder1_sw_synchronize/clk_out2
    SLICE_X66Y116        FDRE                                         r  encoder1_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  encoder1_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.343    encoder1_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    encoder1_sw_synchronize/clk_out2
    SLICE_X65Y116        FDRE                                         r  encoder1_sw_synchronize/out_reg/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.079    -0.514    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070    -0.444    encoder1_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.079    -0.527    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.406    nolabel_line153/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line153/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.545    -0.619    encoder5_dt_debounce/clk_out2
    SLICE_X53Y125        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.129    -0.349    nolabel_line153/encoder5_dt_db
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  nolabel_line153/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line153/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.811    -0.861    nolabel_line153/clk_out2
    SLICE_X54Y125        FDRE                                         r  nolabel_line153/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.079    -0.527    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.406    nolabel_line153/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          423  Failing Endpoints,  Worst Slack       -5.530ns,  Total Violation    -1988.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.530ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.744ns  (logic 1.699ns (29.581%)  route 4.045ns (70.419%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 29.260 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.543    34.819    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.511    29.260    my_buffer/clk_out2
    SLICE_X62Y96         FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.198    29.457    
    SLICE_X62Y96         FDRE (Setup_fdre_C_CE)      -0.169    29.288    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.288    
                         arrival time                         -34.818    
  -------------------------------------------------------------------
                         slack                                 -5.530    

Slack (VIOLATED) :        -5.458ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/write_frame2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.858ns  (logic 2.242ns (38.273%)  route 3.616ns (61.727%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.244 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 29.074 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.614    29.074    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456    29.530 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.764    30.294    AD9220/sample_offset[4]
    SLICE_X59Y102        LUT4 (Prop_lut4_I0_O)        0.124    30.418 r  AD9220/FSM_sequential_state[3]_i_121/O
                         net (fo=1, routed)           0.000    30.418    AD9220/FSM_sequential_state[3]_i_121_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.950 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.950    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.064 r  AD9220/FSM_sequential_state_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.064    AD9220/FSM_sequential_state_reg[3]_i_34_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.335 r  AD9220/FSM_sequential_state_reg[3]_i_39/CO[0]
                         net (fo=2, routed)           0.560    31.895    AD9220/FSM_sequential_state_reg[3]_i_39_n_3
    SLICE_X62Y105        LUT4 (Prop_lut4_I1_O)        0.373    32.268 r  AD9220/write_frame2_i_5/O
                         net (fo=1, routed)           0.822    33.091    AD9220/write_frame2_i_5_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  AD9220/write_frame2_i_4/O
                         net (fo=2, routed)           0.879    34.094    my_buffer/write_frame1_reg_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.218 r  my_buffer/write_frame2_i_3/O
                         net (fo=1, routed)           0.590    34.808    my_buffer/write_frame2_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I2_O)        0.124    34.932 r  my_buffer/write_frame2_i_1/O
                         net (fo=1, routed)           0.000    34.932    my_buffer/write_frame2_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.496    29.244    my_buffer/clk_out2
    SLICE_X63Y101        FDRE                                         r  my_buffer/write_frame2_reg/C
                         clock pessimism              0.395    29.640    
                         clock uncertainty           -0.198    29.441    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.032    29.473    my_buffer/write_frame2_reg
  -------------------------------------------------------------------
                         required time                         29.473    
                         arrival time                         -34.932    
  -------------------------------------------------------------------
                         slack                                 -5.458    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X64Y97         FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X64Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 1.699ns (30.423%)  route 3.886ns (69.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.384    34.659    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X65Y97         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.575ns  (logic 1.699ns (30.474%)  route 3.876ns (69.526%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.261 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.375    34.650    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.512    29.261    my_buffer/clk_out2
    SLICE_X63Y98         FDRE                                         r  my_buffer/frame1_addr_reg[8]/C
                         clock pessimism              0.395    29.656    
                         clock uncertainty           -0.198    29.458    
    SLICE_X63Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.253    my_buffer/frame1_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -34.650    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.387ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.387    

Slack (VIOLATED) :        -5.387ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X67Y98         FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.254    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.387    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.709ns  (logic 1.699ns (29.761%)  route 4.010ns (70.239%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.508    34.784    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X66Y99         FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X66Y99         FDCE (Setup_fdce_C_D)       -0.028    29.431    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.431    
                         arrival time                         -34.784    
  -------------------------------------------------------------------
                         slack                                 -5.353    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.567ns  (logic 1.699ns (30.521%)  route 3.868ns (69.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 29.262 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.615    29.075    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456    29.531 f  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.782    30.312    AD9220/sample_offset[7]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.124    30.436 f  AD9220/FSM_sequential_state[1]_i_20/O
                         net (fo=2, routed)           0.565    31.002    my_trigger/FSM_sequential_state_reg[1]_i_2_0[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  my_trigger/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.514    31.640    my_trigger/FSM_sequential_state[1]_i_8_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.025 r  my_trigger/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.025    my_trigger/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.182 r  my_trigger/FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=66, routed)          0.956    33.138    my_buffer/CO[0]
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.329    33.467 f  my_buffer/frame1_addr[9]_i_3/O
                         net (fo=1, routed)           0.685    34.152    my_buffer/frame1_addr[9]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    34.276 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.366    34.642    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.513    29.262    my_buffer/clk_out2
    SLICE_X66Y98         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.657    
                         clock uncertainty           -0.198    29.459    
    SLICE_X66Y98         FDRE (Setup_fdre_C_CE)      -0.169    29.290    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.290    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                 -5.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.184%)  route 0.616ns (76.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.616     0.152    my_trigger/sample_offset[11]
    SLICE_X60Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.197 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y107        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.198    -0.089    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.121     0.032    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.637%)  route 0.636ns (77.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.636     0.172    my_buffer/sample_offset[4]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/data_to_frame10_in[4]
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X62Y99         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.078    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.120     0.042    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.477ns (57.477%)  route 0.353ns (42.523%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.227 r  xvga1/pixel_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.227    fft_histogram/D[0]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.198    -0.090    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.044    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.568%)  route 0.638ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.559    -0.605    AD9220/clk_out1
    SLICE_X57Y103        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.638     0.174    my_trigger/sample_offset[9]
    SLICE_X60Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[9]_1
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X60Y108        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.198    -0.089    
    SLICE_X60Y108        FDRE (Hold_fdre_C_D)         0.121     0.032    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.241%)  route 0.614ns (76.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.614     0.151    my_trigger/sample_offset[4]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.196 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    my_buffer/past_signal_reg[4]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.198    -0.088    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.004    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.361%)  route 0.646ns (77.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.646     0.184    my_trigger/sample_offset[1]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[1]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.120     0.033    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.169%)  route 0.653ns (77.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y101        FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.653     0.191    my_trigger/sample_offset[3]
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.236 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.236    my_buffer/past_signal_reg[3]_1
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.832    -0.841    my_buffer/clk_out2
    SLICE_X58Y101        FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.121     0.034    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.853%)  route 0.628ns (77.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.560    -0.604    AD9220/clk_out1
    SLICE_X59Y103        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.628     0.165    my_trigger/sample_offset[8]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.210 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/past_signal_reg[8]_1
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.830    -0.843    my_buffer/clk_out2
    SLICE_X59Y108        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.198    -0.089    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     0.003    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.833%)  route 0.629ns (77.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    AD9220/clk_out1
    SLICE_X59Y102        FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.629     0.166    my_trigger/sample_offset[7]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.211 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.211    my_buffer/past_signal_reg[7]_1
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.831    -0.842    my_buffer/clk_out2
    SLICE_X59Y105        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.198    -0.088    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.092     0.004    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 xvga1/pixel[3]_i_9_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.512ns (59.198%)  route 0.353ns (40.802%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.561    -0.603    xvga1/clkb
    SLICE_X61Y100        FDRE                                         r  xvga1/pixel[3]_i_9_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  xvga1/pixel[3]_i_9_psbram/Q
                         net (fo=2, routed)           0.099    -0.363    xvga1/doutb[9]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.318 r  xvga1/pixel[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.318    xvga1/pixel[3]_i_10_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.221 r  xvga1/pixel_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           0.254     0.033    xvga1/fft_histogram/pixel3
    SLICE_X54Y101        LUT2 (Prop_lut2_I1_O)        0.124     0.157 r  xvga1/pixel[3]_i_6/O
                         net (fo=1, routed)           0.000     0.157    xvga1/pixel[3]_i_6_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.262 r  xvga1/pixel_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    fft_histogram/D[1]
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.844    fft_histogram/clk_out2
    SLICE_X54Y101        FDRE                                         r  fft_histogram/pixel_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.198    -0.090    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     0.044    fft_histogram/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X35Y168        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.456ns (17.182%)  route 2.198ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.198     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.361     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.761     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X36Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.294%)  route 0.177ns (55.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.641    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.177    -0.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X37Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.912    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X37Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.490    
    SLICE_X37Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X35Y168        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.456ns (17.182%)  route 2.198ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.198     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.361     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.761     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X36Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.294%)  route 0.177ns (55.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.641    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.177    -0.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X37Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.912    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X37Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.074    -0.416    
    SLICE_X37Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X35Y168        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.456ns (17.182%)  route 2.198ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.198     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.361     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.761     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X36Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.074    -0.405    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.249    -0.499    
                         clock uncertainty            0.074    -0.425    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.294%)  route 0.177ns (55.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.641    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.177    -0.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X37Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.912    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X37Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.074    -0.416    
    SLICE_X37Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.073     9.143    
    SLICE_X35Y168        FDCE (Recov_fdce_C_CLR)     -0.405     8.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.456ns (17.182%)  route 2.198ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.198     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.073     9.142    
    SLICE_X35Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.073     9.143    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.256     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.668     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.569     9.216    
                         clock uncertainty           -0.073     9.143    
    SLICE_X34Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.073     9.142    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.073     9.142    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.456ns (19.278%)  route 1.909ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.909     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.073     9.142    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.361     8.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.892     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.666     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.569     9.214    
                         clock uncertainty           -0.073     9.141    
    SLICE_X38Y168        FDCE (Recov_fdce_C_CLR)     -0.319     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.792    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.761     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       1.667     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.569     9.215    
                         clock uncertainty           -0.073     9.142    
    SLICE_X36Y169        FDCE (Recov_fdce_C_CLR)     -0.405     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  7.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.433%)  route 0.163ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.923    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X24Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.648    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X23Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.925    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X23Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X23Y159        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.294%)  route 0.177ns (55.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.641    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.177    -0.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X37Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19847, routed)       0.912    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X37Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.490    
    SLICE_X37Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.897ns (23.779%)  route 2.875ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.434 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.716     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    36.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.368    36.803    
                         clock uncertainty           -0.035    36.767    
    SLICE_X34Y183        FDCE (Recov_fdce_C_CLR)     -0.361    36.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.406    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.897ns (23.779%)  route 2.875ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.434 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.716     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    36.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.368    36.803    
                         clock uncertainty           -0.035    36.767    
    SLICE_X34Y183        FDCE (Recov_fdce_C_CLR)     -0.319    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 28.823    

Slack (MET) :             28.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.897ns (23.779%)  route 2.875ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.434 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.716     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    36.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.368    36.803    
                         clock uncertainty           -0.035    36.767    
    SLICE_X34Y183        FDCE (Recov_fdce_C_CLR)     -0.319    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 28.823    

Slack (MET) :             28.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.897ns (23.779%)  route 2.875ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.434 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.716     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    36.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.368    36.803    
                         clock uncertainty           -0.035    36.767    
    SLICE_X34Y183        FDCE (Recov_fdce_C_CLR)     -0.319    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 28.823    

Slack (MET) :             28.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.897ns (23.779%)  route 2.875ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.434 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.716     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    36.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.368    36.803    
                         clock uncertainty           -0.035    36.767    
    SLICE_X34Y183        FDCE (Recov_fdce_C_CLR)     -0.319    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 28.823    

Slack (MET) :             28.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.897ns (24.702%)  route 2.734ns (75.298%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns = ( 36.435 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675    36.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.368    36.804    
                         clock uncertainty           -0.035    36.768    
    SLICE_X34Y184        FDCE (Recov_fdce_C_CLR)     -0.361    36.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.407    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 28.923    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.897ns (24.702%)  route 2.734ns (75.298%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns = ( 36.435 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675    36.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.368    36.804    
                         clock uncertainty           -0.035    36.768    
    SLICE_X34Y184        FDCE (Recov_fdce_C_CLR)     -0.319    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.897ns (24.702%)  route 2.734ns (75.298%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns = ( 36.435 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675    36.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.368    36.804    
                         clock uncertainty           -0.035    36.768    
    SLICE_X34Y184        FDCE (Recov_fdce_C_CLR)     -0.319    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.897ns (24.702%)  route 2.734ns (75.298%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns = ( 36.435 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675    36.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.368    36.804    
                         clock uncertainty           -0.035    36.768    
    SLICE_X34Y184        FDCE (Recov_fdce_C_CLR)     -0.319    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.897ns (24.702%)  route 2.734ns (75.298%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns = ( 36.435 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_fdre_C_Q)         0.478     4.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.513     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.295     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.646     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y184        LUT1 (Prop_lut1_I0_O)        0.124     6.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.675    36.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.368    36.804    
                         clock uncertainty           -0.035    36.768    
    SLICE_X34Y184        FDCE (Recov_fdce_C_CLR)     -0.319    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 28.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.092%)  route 0.120ns (45.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.647     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.120     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y164        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.362     1.482    
    SLICE_X23Y164        FDPE (Remov_fdpe_C_PRE)     -0.095     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.362     1.485    
    SLICE_X20Y160        FDCE (Remov_fdce_C_CLR)     -0.092     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.362     1.485    
    SLICE_X20Y160        FDCE (Remov_fdce_C_CLR)     -0.092     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y160        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.362     1.485    
    SLICE_X20Y160        FDPE (Remov_fdpe_C_PRE)     -0.095     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y160        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.362     1.485    
    SLICE_X20Y160        FDPE (Remov_fdpe_C_PRE)     -0.095     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.119%)  route 0.202ns (58.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.202     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X20Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X20Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.362     1.486    
    SLICE_X20Y159        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.119%)  route 0.202ns (58.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.202     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X20Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X20Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.362     1.486    
    SLICE_X20Y159        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.119%)  route 0.202ns (58.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.202     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X20Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X20Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.362     1.486    
    SLICE_X20Y159        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.119%)  route 0.202ns (58.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.202     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X20Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.362     1.486    
    SLICE_X20Y159        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.119%)  route 0.202ns (58.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.202     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X20Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.362     1.486    
    SLICE_X20Y159        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.396    





