//! **************************************************************************
// Written by: Map P.20131013 on Sun Oct 16 22:29:45 2022
//! **************************************************************************

SCHEMATIC START;
COMP "seg_sel<0>" LOCATE = SITE "F15" LEVEL 1;
COMP "seg_sel<1>" LOCATE = SITE "C18" LEVEL 1;
COMP "seg_sel<2>" LOCATE = SITE "H17" LEVEL 1;
COMP "seg_sel<3>" LOCATE = SITE "F17" LEVEL 1;
COMP "clk" LOCATE = SITE "B8" LEVEL 1;
COMP "ncs" LOCATE = SITE "M16" LEVEL 1;
COMP "rxd" LOCATE = SITE "U6" LEVEL 1;
COMP "txd" LOCATE = SITE "P9" LEVEL 1;
COMP "i2c_sda" LOCATE = SITE "L15" LEVEL 1;
COMP "i2c_scl" LOCATE = SITE "K13" LEVEL 1;
COMP "miso" LOCATE = SITE "M15" LEVEL 1;
COMP "sclk" LOCATE = SITE "M14" LEVEL 1;
COMP "mosi" LOCATE = SITE "L17" LEVEL 1;
COMP "shared_a<0>" LOCATE = SITE "J1" LEVEL 1;
COMP "shared_a<1>" LOCATE = SITE "J2" LEVEL 1;
COMP "shared_a<2>" LOCATE = SITE "H4" LEVEL 1;
COMP "shared_a<3>" LOCATE = SITE "H1" LEVEL 1;
COMP "shared_a<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "shared_a<5>" LOCATE = SITE "J5" LEVEL 1;
COMP "shared_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "shared_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "shared_a<8>" LOCATE = SITE "F1" LEVEL 1;
COMP "shared_a<9>" LOCATE = SITE "G3" LEVEL 1;
COMP "shared_d<0>" LOCATE = SITE "L1" LEVEL 1;
COMP "shared_d<1>" LOCATE = SITE "L4" LEVEL 1;
COMP "shared_d<2>" LOCATE = SITE "L6" LEVEL 1;
COMP "shared_d<3>" LOCATE = SITE "M4" LEVEL 1;
COMP "shared_d<4>" LOCATE = SITE "N5" LEVEL 1;
COMP "shared_d<5>" LOCATE = SITE "P1" LEVEL 1;
COMP "shared_d<6>" LOCATE = SITE "P2" LEVEL 1;
COMP "shared_d<7>" LOCATE = SITE "R2" LEVEL 1;
COMP "shared_d<8>" LOCATE = SITE "L3" LEVEL 1;
COMP "shared_d<9>" LOCATE = SITE "L5" LEVEL 1;
COMP "flash_sts" LOCATE = SITE "D3" LEVEL 1;
COMP "shared_oe_n" LOCATE = SITE "T2" LEVEL 1;
COMP "shared_we_n" LOCATE = SITE "N7" LEVEL 1;
COMP "ps2_clk" LOCATE = SITE "R12" LEVEL 1;
COMP "psram_ce_n" LOCATE = SITE "R6" LEVEL 1;
COMP "psram_lb_n" LOCATE = SITE "K5" LEVEL 1;
COMP "psram_ub_n" LOCATE = SITE "K4" LEVEL 1;
COMP "button<0>" LOCATE = SITE "B18" LEVEL 1;
COMP "button<1>" LOCATE = SITE "D18" LEVEL 1;
COMP "button<2>" LOCATE = SITE "E18" LEVEL 1;
COMP "button<3>" LOCATE = SITE "H13" LEVEL 1;
COMP "shared_a<10>" LOCATE = SITE "G6" LEVEL 1;
COMP "shared_a<11>" LOCATE = SITE "G5" LEVEL 1;
COMP "shared_a<20>" LOCATE = SITE "K3" LEVEL 1;
COMP "shared_a<12>" LOCATE = SITE "G4" LEVEL 1;
COMP "shared_a<21>" LOCATE = SITE "D1" LEVEL 1;
COMP "shared_a<13>" LOCATE = SITE "F2" LEVEL 1;
COMP "shared_a<22>" LOCATE = SITE "K6" LEVEL 1;
COMP "shared_a<14>" LOCATE = SITE "E1" LEVEL 1;
COMP "shared_a<15>" LOCATE = SITE "M5" LEVEL 1;
COMP "shared_a<16>" LOCATE = SITE "E2" LEVEL 1;
COMP "shared_a<17>" LOCATE = SITE "C2" LEVEL 1;
COMP "shared_a<18>" LOCATE = SITE "C1" LEVEL 1;
COMP "shared_a<19>" LOCATE = SITE "D2" LEVEL 1;
COMP "shared_d<10>" LOCATE = SITE "M3" LEVEL 1;
COMP "shared_d<11>" LOCATE = SITE "M6" LEVEL 1;
COMP "shared_d<12>" LOCATE = SITE "L2" LEVEL 1;
COMP "shared_d<13>" LOCATE = SITE "N4" LEVEL 1;
COMP "shared_d<14>" LOCATE = SITE "R3" LEVEL 1;
COMP "shared_d<15>" LOCATE = SITE "T1" LEVEL 1;
COMP "flash_ce_n" LOCATE = SITE "R5" LEVEL 1;
COMP "led<0>" LOCATE = SITE "J14" LEVEL 1;
COMP "led<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "led<2>" LOCATE = SITE "K15" LEVEL 1;
COMP "led<3>" LOCATE = SITE "K14" LEVEL 1;
COMP "led<4>" LOCATE = SITE "E17" LEVEL 1;
COMP "led<5>" LOCATE = SITE "P15" LEVEL 1;
COMP "led<6>" LOCATE = SITE "F4" LEVEL 1;
COMP "led<7>" LOCATE = SITE "R4" LEVEL 1;
COMP "ps2_data" LOCATE = SITE "P11" LEVEL 1;
COMP "psram_clk" LOCATE = SITE "H5" LEVEL 1;
COMP "psram_cre" LOCATE = SITE "P7" LEVEL 1;
COMP "hex_out<0>" LOCATE = SITE "L18" LEVEL 1;
COMP "hex_out<1>" LOCATE = SITE "F18" LEVEL 1;
COMP "hex_out<2>" LOCATE = SITE "D17" LEVEL 1;
COMP "hex_out<3>" LOCATE = SITE "D16" LEVEL 1;
COMP "hex_out<4>" LOCATE = SITE "G14" LEVEL 1;
COMP "hex_out<5>" LOCATE = SITE "J17" LEVEL 1;
COMP "hex_out<6>" LOCATE = SITE "H14" LEVEL 1;
COMP "hex_out<7>" LOCATE = SITE "C17" LEVEL 1;
COMP "switch<0>" LOCATE = SITE "N17" LEVEL 1;
COMP "switch<1>" LOCATE = SITE "R17" LEVEL 1;
COMP "psram_adv_n" LOCATE = SITE "J4" LEVEL 1;
COMP "flash_reset_n" LOCATE = SITE "T5" LEVEL 1;
TIMEGRP PLL_inst_CLKDV_BUF = BEL "switch_s_1" BEL
        "debounce_inst/button_3_count_3" BEL "debounce_inst/button_3_count_2"
        BEL "debounce_inst/button_3_count_1" BEL
        "debounce_inst/button_3_count_0" BEL "debounce_inst/button_0_count_3"
        BEL "debounce_inst/button_0_count_2" BEL
        "debounce_inst/button_0_count_1" BEL "debounce_inst/button_0_count_0"
        BEL "debounce_inst/button_2_count_3" BEL
        "debounce_inst/button_2_count_2" BEL "debounce_inst/button_2_count_1"
        BEL "debounce_inst/button_2_count_0" BEL "debounce_inst/clk_div_15"
        BEL "debounce_inst/clk_div_14" BEL "debounce_inst/clk_div_13" BEL
        "debounce_inst/clk_div_12" BEL "debounce_inst/clk_div_11" BEL
        "debounce_inst/clk_div_10" BEL "debounce_inst/clk_div_9" BEL
        "debounce_inst/clk_div_8" BEL "debounce_inst/clk_div_7" BEL
        "debounce_inst/clk_div_6" BEL "debounce_inst/clk_div_5" BEL
        "debounce_inst/clk_div_4" BEL "debounce_inst/clk_div_3" BEL
        "debounce_inst/clk_div_2" BEL "debounce_inst/clk_div_1" BEL
        "debounce_inst/clk_div_0" BEL "debounce_inst/button_1_count_3" BEL
        "debounce_inst/button_1_count_2" BEL "debounce_inst/button_1_count_1"
        BEL "debounce_inst/button_1_count_0" BEL "debounce_inst/button_out_0"
        BEL "debounce_inst/button_out_1" BEL "debounce_inst/button_out_3" BEL
        "debounce_inst/button_out_2" BEL "debounce_inst/button_s_3" BEL
        "debounce_inst/button_s_2" BEL "debounce_inst/button_s_1" BEL
        "debounce_inst/button_s_0" BEL "hex_inst/hex_inst_0/Out_0" BEL
        "hex_inst/hex_inst_0/Out_1" BEL "hex_inst/hex_inst_0/Out_2" BEL
        "hex_inst/hex_inst_0/Out_3" BEL "hex_inst/hex_inst_0/Out_4" BEL
        "hex_inst/hex_inst_0/Out_5" BEL "hex_inst/hex_inst_0/Out_6" BEL
        "hex_inst/hex_inst_1/Out_0" BEL "hex_inst/hex_inst_1/Out_1" BEL
        "hex_inst/hex_inst_1/Out_2" BEL "hex_inst/hex_inst_1/Out_3" BEL
        "hex_inst/hex_inst_1/Out_4" BEL "hex_inst/hex_inst_1/Out_5" BEL
        "hex_inst/hex_inst_1/Out_6" BEL "hex_inst/hex_inst_2/Out_0" BEL
        "hex_inst/hex_inst_2/Out_1" BEL "hex_inst/hex_inst_2/Out_2" BEL
        "hex_inst/hex_inst_2/Out_3" BEL "hex_inst/hex_inst_2/Out_4" BEL
        "hex_inst/hex_inst_2/Out_5" BEL "hex_inst/hex_inst_2/Out_6" BEL
        "hex_inst/hex_inst_3/Out_0" BEL "hex_inst/hex_inst_3/Out_1" BEL
        "hex_inst/hex_inst_3/Out_2" BEL "hex_inst/hex_inst_3/Out_3" BEL
        "hex_inst/hex_inst_3/Out_4" BEL "hex_inst/hex_inst_3/Out_5" BEL
        "hex_inst/hex_inst_3/Out_6" BEL "hex_inst/frame_clk_inst/count_17" BEL
        "hex_inst/frame_clk_inst/count_16" BEL
        "hex_inst/frame_clk_inst/count_15" BEL
        "hex_inst/frame_clk_inst/count_14" BEL
        "hex_inst/frame_clk_inst/count_13" BEL
        "hex_inst/frame_clk_inst/count_12" BEL
        "hex_inst/frame_clk_inst/count_11" BEL
        "hex_inst/frame_clk_inst/count_10" BEL
        "hex_inst/frame_clk_inst/count_9" BEL
        "hex_inst/frame_clk_inst/count_8" BEL
        "hex_inst/frame_clk_inst/count_7" BEL
        "hex_inst/frame_clk_inst/count_6" BEL
        "hex_inst/frame_clk_inst/count_5" BEL
        "hex_inst/frame_clk_inst/count_4" BEL
        "hex_inst/frame_clk_inst/count_3" BEL
        "hex_inst/frame_clk_inst/count_2" BEL
        "hex_inst/frame_clk_inst/count_1" BEL
        "hex_inst/frame_clk_inst/count_0" BEL "hex_inst/hex_out_7" BEL
        "hex_inst/hex_out_6" BEL "hex_inst/hex_out_5" BEL "hex_inst/hex_out_4"
        BEL "hex_inst/hex_out_3" BEL "hex_inst/hex_out_2" BEL
        "hex_inst/hex_out_1" BEL "hex_inst/hex_out_0" BEL "hex_inst/seg_sel_3"
        BEL "hex_inst/dp_s_3" BEL "hex_inst/dp_s_2" BEL "hex_inst/dp_s_1" BEL
        "hex_inst/dp_s_0" BEL "hex_inst/seg3_s_3" BEL "hex_inst/seg3_s_2" BEL
        "hex_inst/seg3_s_1" BEL "hex_inst/seg3_s_0" BEL "hex_inst/seg2_s_3"
        BEL "hex_inst/seg2_s_2" BEL "hex_inst/seg2_s_1" BEL
        "hex_inst/seg2_s_0" BEL "hex_inst/seg0_s_3" BEL "hex_inst/seg0_s_2"
        BEL "hex_inst/seg0_s_1" BEL "hex_inst/seg0_s_0" BEL
        "hex_inst/seg1_s_3" BEL "hex_inst/seg1_s_2" BEL "hex_inst/seg1_s_1"
        BEL "hex_inst/seg1_s_0" BEL "hex_inst/seg_sel_2" BEL
        "hex_inst/seg_sel_1" BEL "hex_inst/seg_sel_0" BEL "Mshreg_rst/SRL16E"
        BEL "rst" BEL "PLL_inst/CLKDV_BUFG_INST.GCLKMUX" BEL
        "PLL_inst/CLKDV_BUFG_INST";
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram.A"
        PINNAME CLKA;
PIN
        main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>
        = BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram.B"
        PINNAME CLKB;
TIMEGRP PLL_inst_CLK0_BUF = BEL "prev_serial_en" BEL "prev_keyboard_en" BEL
        "prev_iomm0_en" BEL "prev_timer_en" BEL "prev_intcon_en" BEL
        "prev_spi_en" BEL "prev_iomm1_en" BEL "prev_i2c_en" BEL
        "hex_indicators_15" BEL "hex_indicators_12" BEL "hex_indicators_14"
        BEL "hex_indicators_13" BEL "hex_indicators_9" BEL "hex_indicators_11"
        BEL "hex_indicators_10" BEL "hex_indicators_6" BEL "hex_indicators_8"
        BEL "hex_indicators_7" BEL "hex_indicators_5" BEL "hex_indicators_4"
        BEL "hex_indicators_3" BEL "hex_indicators_2" BEL "led_indicators_11"
        BEL "hex_indicators_1" BEL "hex_indicators_0" BEL "led_indicators_8"
        BEL "led_indicators_10" BEL "led_indicators_9" BEL "led_indicators_5"
        BEL "led_indicators_7" BEL "led_indicators_6" BEL "led_indicators_4"
        BEL "led_indicators_3" BEL "led_indicators_2" BEL "led_indicators_1"
        BEL "led_indicators_0" BEL "PS2_driver_inst/ps2_clk_q_s" BEL
        "PS2_driver_inst/ps2_data_q_s" BEL
        "memory_controller_inst/state_FSM_FFd11" BEL
        "memory_controller_inst/state_FSM_FFd10" BEL
        "memory_controller_inst/state_FSM_FFd8" BEL
        "memory_controller_inst/state_FSM_FFd7" BEL
        "memory_controller_inst/state_FSM_FFd9" BEL
        "memory_controller_inst/state_FSM_FFd5" BEL
        "memory_controller_inst/state_FSM_FFd4" BEL
        "memory_controller_inst/state_FSM_FFd6" BEL
        "memory_controller_inst/state_FSM_FFd2" BEL
        "memory_controller_inst/state_FSM_FFd1" BEL
        "memory_controller_inst/state_FSM_FFd3" BEL
        "memory_controller_inst/p2_from_mem_15" BEL
        "memory_controller_inst/p2_from_mem_14" BEL
        "memory_controller_inst/p2_from_mem_13" BEL
        "memory_controller_inst/p2_from_mem_12" BEL
        "memory_controller_inst/p2_from_mem_11" BEL
        "memory_controller_inst/p2_from_mem_10" BEL
        "memory_controller_inst/p2_from_mem_9" BEL
        "memory_controller_inst/p2_from_mem_8" BEL
        "memory_controller_inst/p2_from_mem_7" BEL
        "memory_controller_inst/p2_from_mem_6" BEL
        "memory_controller_inst/p2_from_mem_5" BEL
        "memory_controller_inst/p2_from_mem_4" BEL
        "memory_controller_inst/p2_from_mem_3" BEL
        "memory_controller_inst/p2_from_mem_2" BEL
        "memory_controller_inst/p2_from_mem_1" BEL
        "memory_controller_inst/p2_from_mem_0" BEL
        "memory_controller_inst/p1_from_mem_15" BEL
        "memory_controller_inst/p1_from_mem_14" BEL
        "memory_controller_inst/p1_from_mem_13" BEL
        "memory_controller_inst/p1_from_mem_12" BEL
        "memory_controller_inst/p1_from_mem_11" BEL
        "memory_controller_inst/p1_from_mem_10" BEL
        "memory_controller_inst/p1_from_mem_9" BEL
        "memory_controller_inst/p1_from_mem_8" BEL
        "memory_controller_inst/p1_from_mem_7" BEL
        "memory_controller_inst/p1_from_mem_6" BEL
        "memory_controller_inst/p1_from_mem_5" BEL
        "memory_controller_inst/p1_from_mem_4" BEL
        "memory_controller_inst/p1_from_mem_3" BEL
        "memory_controller_inst/p1_from_mem_2" BEL
        "memory_controller_inst/p1_from_mem_1" BEL
        "memory_controller_inst/p1_from_mem_0" BEL
        "memory_controller_inst/p2_req_flag" BEL
        "memory_controller_inst/p2_ready" BEL
        "memory_controller_inst/prev_p2_req" BEL
        "memory_controller_inst/prev_p1_req" BEL
        "memory_controller_inst/p1_req_flag" BEL
        "memory_controller_inst/shared_oe_n" BEL
        "memory_controller_inst/shared_we_n" BEL
        "memory_controller_inst/p1_ready" BEL
        "memory_controller_inst/shared_a_22" BEL
        "memory_controller_inst/shared_a_21" BEL
        "memory_controller_inst/shared_a_20" BEL
        "memory_controller_inst/shared_a_19" BEL
        "memory_controller_inst/shared_a_18" BEL
        "memory_controller_inst/shared_a_17" BEL
        "memory_controller_inst/shared_a_16" BEL
        "memory_controller_inst/shared_a_15" BEL
        "memory_controller_inst/shared_a_14" BEL
        "memory_controller_inst/shared_a_13" BEL
        "memory_controller_inst/shared_a_12" BEL
        "memory_controller_inst/shared_a_11" BEL
        "memory_controller_inst/shared_a_10" BEL
        "memory_controller_inst/shared_a_9" BEL
        "memory_controller_inst/shared_a_8" BEL
        "memory_controller_inst/shared_a_7" BEL
        "memory_controller_inst/shared_a_6" BEL
        "memory_controller_inst/shared_a_5" BEL
        "memory_controller_inst/shared_a_4" BEL
        "memory_controller_inst/shared_a_3" BEL
        "memory_controller_inst/shared_a_2" BEL
        "memory_controller_inst/shared_a_1" BEL
        "memory_controller_inst/shared_a_0" BEL
        "memory_controller_inst/shared_gate_out" BEL
        "memory_controller_inst/psram_ce_n" BEL
        "memory_controller_inst/flash_ce_n" BEL
        "memory_controller_inst/psram_adv_n" BEL
        "memory_controller_inst/flash_prev_addr_22" BEL
        "memory_controller_inst/flash_prev_addr_21" BEL
        "memory_controller_inst/flash_prev_addr_20" BEL
        "memory_controller_inst/flash_prev_addr_19" BEL
        "memory_controller_inst/flash_prev_addr_18" BEL
        "memory_controller_inst/flash_prev_addr_17" BEL
        "memory_controller_inst/flash_prev_addr_16" BEL
        "memory_controller_inst/flash_prev_addr_15" BEL
        "memory_controller_inst/flash_prev_addr_14" BEL
        "memory_controller_inst/flash_prev_addr_13" BEL
        "memory_controller_inst/flash_prev_addr_12" BEL
        "memory_controller_inst/flash_prev_addr_11" BEL
        "memory_controller_inst/flash_prev_addr_10" BEL
        "memory_controller_inst/flash_prev_addr_9" BEL
        "memory_controller_inst/flash_prev_addr_8" BEL
        "memory_controller_inst/flash_prev_addr_7" BEL
        "memory_controller_inst/flash_prev_addr_6" BEL
        "memory_controller_inst/flash_prev_addr_5" BEL
        "memory_controller_inst/flash_prev_addr_4" BEL
        "memory_controller_inst/flash_prev_addr_3" BEL
        "memory_controller_inst/flash_prev_addr_2" BEL
        "memory_controller_inst/flash_sts_s" BEL
        "memory_controller_inst/flash_prev_addr_valid" BEL
        "memory_controller_inst/shared_cycle_10" BEL
        "memory_controller_inst/shared_cycle_9" BEL
        "memory_controller_inst/shared_cycle_8" BEL
        "memory_controller_inst/shared_cycle_7" BEL
        "memory_controller_inst/shared_cycle_6" BEL
        "memory_controller_inst/shared_cycle_5" BEL
        "memory_controller_inst/shared_cycle_4" BEL
        "memory_controller_inst/shared_cycle_3" BEL
        "memory_controller_inst/shared_cycle_2" BEL
        "memory_controller_inst/shared_cycle_1" BEL
        "memory_controller_inst/shared_cycle_0" BEL
        "memory_controller_inst/flash_reset_n" BEL
        "i2c_ri_inst/i2c_phy_inst/ready" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_i2c" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_10" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_9" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_8" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_7" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_6" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_5" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_4" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_3" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_2" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_active" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_1" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_frame_0" BEL
        "i2c_ri_inst/i2c_phy_inst/tx_active" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_active" BEL
        "i2c_ri_inst/i2c_phy_inst/prev_start_req" BEL
        "i2c_ri_inst/i2c_phy_inst/prev_stop_req" BEL
        "i2c_ri_inst/i2c_phy_inst/prev_write_req" BEL
        "i2c_ri_inst/i2c_phy_inst/prev_read_req" BEL
        "i2c_ri_inst/i2c_phy_inst/start_req_flag" BEL
        "i2c_ri_inst/i2c_phy_inst/stop_req_flag" BEL
        "i2c_ri_inst/i2c_phy_inst/write_req_flag" BEL
        "i2c_ri_inst/i2c_phy_inst/read_req_flag" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_0" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_1" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_2" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_3" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_4" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_5" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_6" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_7" BEL
        "i2c_ri_inst/i2c_phy_inst/rx_frame_8" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_0" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_1" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_2" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_3" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_4" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_5" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_6" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_7" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_8" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_9" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_10" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_11" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_12" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_13" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_14" BEL
        "i2c_ri_inst/i2c_phy_inst/clk_cnt_15" BEL "i2c_ri_inst/to_cpu_7" BEL
        "i2c_ri_inst/to_cpu_6" BEL "i2c_ri_inst/to_cpu_5" BEL
        "i2c_ri_inst/to_cpu_4" BEL "i2c_ri_inst/to_cpu_3" BEL
        "i2c_ri_inst/to_cpu_2" BEL "i2c_ri_inst/to_cpu_1" BEL
        "i2c_ri_inst/to_cpu_0" BEL "i2c_ri_inst/ready_flag" BEL
        "i2c_ri_inst/clk_div_h_7" BEL "i2c_ri_inst/clk_div_h_6" BEL
        "i2c_ri_inst/clk_div_h_5" BEL "i2c_ri_inst/clk_div_h_4" BEL
        "i2c_ri_inst/clk_div_h_3" BEL "i2c_ri_inst/clk_div_h_2" BEL
        "i2c_ri_inst/clk_div_h_1" BEL "i2c_ri_inst/clk_div_h_0" BEL
        "i2c_ri_inst/clk_div_l_7" BEL "i2c_ri_inst/clk_div_l_6" BEL
        "i2c_ri_inst/clk_div_l_5" BEL "i2c_ri_inst/clk_div_l_4" BEL
        "i2c_ri_inst/clk_div_l_3" BEL "i2c_ri_inst/clk_div_l_2" BEL
        "i2c_ri_inst/clk_div_l_1" BEL "i2c_ri_inst/clk_div_l_0" BEL
        "i2c_ri_inst/data_from_master_7" BEL "i2c_ri_inst/data_from_master_6"
        BEL "i2c_ri_inst/data_from_master_5" BEL
        "i2c_ri_inst/data_from_master_4" BEL "i2c_ri_inst/data_from_master_3"
        BEL "i2c_ri_inst/data_from_master_2" BEL
        "i2c_ri_inst/data_from_master_1" BEL "i2c_ri_inst/data_from_master_0"
        BEL "i2c_ri_inst/master_ack" BEL "i2c_ri_inst/write_req" BEL
        "i2c_ri_inst/read_req" BEL "i2c_ri_inst/start_req" BEL
        "i2c_ri_inst/stop_req" BEL "timer_inst/to_cpu_7" BEL
        "timer_inst/to_cpu_6" BEL "timer_inst/to_cpu_5" BEL
        "timer_inst/to_cpu_4" BEL "timer_inst/to_cpu_3" BEL
        "timer_inst/to_cpu_2" BEL "timer_inst/to_cpu_1" BEL
        "timer_inst/to_cpu_0" BEL "timer_inst/count_active" BEL
        "timer_inst/counter_0" BEL "timer_inst/counter_1" BEL
        "timer_inst/counter_2" BEL "timer_inst/counter_4" BEL
        "timer_inst/counter_5" BEL "timer_inst/counter_3" BEL
        "timer_inst/counter_6" BEL "timer_inst/counter_7" BEL
        "timer_inst/counter_8" BEL "timer_inst/counter_9" BEL
        "timer_inst/counter_11" BEL "timer_inst/counter_12" BEL
        "timer_inst/counter_10" BEL "timer_inst/counter_13" BEL
        "timer_inst/counter_14" BEL "timer_inst/counter_15" BEL
        "timer_inst/counter_16" BEL "timer_inst/counter_18" BEL
        "timer_inst/counter_19" BEL "timer_inst/counter_17" BEL
        "timer_inst/counter_20" BEL "timer_inst/counter_21" BEL
        "timer_inst/counter_22" BEL "timer_inst/counter_23" BEL
        "intcon_inst/timer_3" BEL "intcon_inst/timer_2" BEL
        "intcon_inst/timer_1" BEL "intcon_inst/timer_0" BEL
        "intcon_inst/int_rq" BEL "intcon_inst/to_cpu_15" BEL
        "intcon_inst/to_cpu_14" BEL "intcon_inst/to_cpu_13" BEL
        "intcon_inst/to_cpu_12" BEL "intcon_inst/to_cpu_11" BEL
        "intcon_inst/to_cpu_10" BEL "intcon_inst/to_cpu_9" BEL
        "intcon_inst/to_cpu_8" BEL "intcon_inst/to_cpu_7" BEL
        "intcon_inst/to_cpu_6" BEL "intcon_inst/to_cpu_5" BEL
        "intcon_inst/to_cpu_4" BEL "intcon_inst/to_cpu_3" BEL
        "intcon_inst/to_cpu_2" BEL "intcon_inst/to_cpu_1" BEL
        "intcon_inst/to_cpu_0" BEL "intcon_inst/int_addr_3" BEL
        "intcon_inst/int_addr_2" BEL "intcon_inst/int_addr_1" BEL
        "intcon_inst/int_addr_0" BEL "intcon_inst/prev_in_15" BEL
        "intcon_inst/prev_in_14" BEL "intcon_inst/prev_in_12" BEL
        "intcon_inst/prev_in_11" BEL "intcon_inst/prev_in_10" BEL
        "intcon_inst/prev_in_7" BEL "intcon_inst/prev_in_6" BEL
        "intcon_inst/prev_in_3" BEL "intcon_inst/prev_in_0" BEL
        "intcon_inst/control_15" BEL "intcon_inst/control_14" BEL
        "intcon_inst/control_13" BEL "intcon_inst/control_12" BEL
        "intcon_inst/control_11" BEL "intcon_inst/control_10" BEL
        "intcon_inst/control_9" BEL "intcon_inst/control_8" BEL
        "intcon_inst/control_7" BEL "intcon_inst/control_6" BEL
        "intcon_inst/control_5" BEL "intcon_inst/control_4" BEL
        "intcon_inst/control_3" BEL "intcon_inst/control_2" BEL
        "intcon_inst/control_1" BEL "intcon_inst/control_0" BEL
        "intcon_inst/status_15" BEL "intcon_inst/status_14" BEL
        "intcon_inst/status_12" BEL "intcon_inst/status_11" BEL
        "intcon_inst/status_10" BEL "intcon_inst/status_7" BEL
        "intcon_inst/status_6" BEL "intcon_inst/status_3" BEL
        "intcon_inst/status_0" BEL "IOMM_inst1/to_CPU_15" BEL
        "IOMM_inst1/to_CPU_14" BEL "IOMM_inst1/to_CPU_13" BEL
        "IOMM_inst1/to_CPU_12" BEL "IOMM_inst1/to_CPU_11" BEL
        "IOMM_inst1/to_CPU_10" BEL "IOMM_inst1/to_CPU_9" BEL
        "IOMM_inst1/to_CPU_8" BEL "IOMM_inst1/to_CPU_7" BEL
        "IOMM_inst1/to_CPU_6" BEL "IOMM_inst1/to_CPU_5" BEL
        "IOMM_inst1/to_CPU_4" BEL "IOMM_inst1/to_CPU_3" BEL
        "IOMM_inst1/to_CPU_2" BEL "IOMM_inst1/to_CPU_1" BEL
        "IOMM_inst1/to_CPU_0" BEL "IOMM_inst1/write_ready" BEL
        "IOMM_inst1/read_ready" BEL "IOMM_inst1/write_active" BEL
        "IOMM_inst1/read_active" BEL "IOMM_inst1/read_data_15" BEL
        "IOMM_inst1/read_data_14" BEL "IOMM_inst1/read_data_13" BEL
        "IOMM_inst1/read_data_12" BEL "IOMM_inst1/read_data_11" BEL
        "IOMM_inst1/read_data_10" BEL "IOMM_inst1/read_data_9" BEL
        "IOMM_inst1/read_data_8" BEL "IOMM_inst1/read_data_7" BEL
        "IOMM_inst1/read_data_6" BEL "IOMM_inst1/read_data_5" BEL
        "IOMM_inst1/read_data_4" BEL "IOMM_inst1/read_data_3" BEL
        "IOMM_inst1/read_data_2" BEL "IOMM_inst1/read_data_1" BEL
        "IOMM_inst1/read_data_0" BEL "IOMM_inst1/read_increment_0" BEL
        "IOMM_inst1/read_increment_1" BEL "IOMM_inst1/read_increment_2" BEL
        "IOMM_inst1/read_increment_3" BEL "IOMM_inst1/read_increment_4" BEL
        "IOMM_inst1/read_increment_5" BEL "IOMM_inst1/read_increment_6" BEL
        "IOMM_inst1/read_increment_8" BEL "IOMM_inst1/read_increment_9" BEL
        "IOMM_inst1/read_increment_7" BEL "IOMM_inst1/read_increment_10" BEL
        "IOMM_inst1/read_increment_11" BEL "IOMM_inst1/read_increment_12" BEL
        "IOMM_inst1/read_increment_13" BEL "IOMM_inst1/read_increment_14" BEL
        "IOMM_inst1/read_increment_15" BEL "IOMM_inst1/read_address_low_0" BEL
        "IOMM_inst1/read_address_low_1" BEL "IOMM_inst1/read_address_low_2"
        BEL "IOMM_inst1/read_address_low_3" BEL
        "IOMM_inst1/read_address_low_4" BEL "IOMM_inst1/read_address_low_5"
        BEL "IOMM_inst1/read_address_low_7" BEL
        "IOMM_inst1/read_address_low_8" BEL "IOMM_inst1/read_address_low_6"
        BEL "IOMM_inst1/read_address_low_9" BEL
        "IOMM_inst1/read_address_low_10" BEL "IOMM_inst1/read_address_low_11"
        BEL "IOMM_inst1/read_address_low_12" BEL
        "IOMM_inst1/read_address_low_13" BEL "IOMM_inst1/read_address_low_14"
        BEL "IOMM_inst1/read_address_low_15" BEL
        "IOMM_inst1/read_address_high_0" BEL "IOMM_inst1/read_address_high_1"
        BEL "IOMM_inst1/read_address_high_2" BEL
        "IOMM_inst1/read_address_high_3" BEL "IOMM_inst1/read_address_high_4"
        BEL "IOMM_inst1/read_address_high_6" BEL
        "IOMM_inst1/read_address_high_5" BEL "IOMM_inst1/write_data_0" BEL
        "IOMM_inst1/write_data_1" BEL "IOMM_inst1/write_data_2" BEL
        "IOMM_inst1/write_data_3" BEL "IOMM_inst1/write_data_5" BEL
        "IOMM_inst1/write_data_6" BEL "IOMM_inst1/write_data_4" BEL
        "IOMM_inst1/write_data_7" BEL "IOMM_inst1/write_data_8" BEL
        "IOMM_inst1/write_data_9" BEL "IOMM_inst1/write_data_10" BEL
        "IOMM_inst1/write_data_11" BEL "IOMM_inst1/write_data_12" BEL
        "IOMM_inst1/write_data_13" BEL "IOMM_inst1/write_data_14" BEL
        "IOMM_inst1/write_data_15" BEL "IOMM_inst1/write_increment_0" BEL
        "IOMM_inst1/write_increment_1" BEL "IOMM_inst1/write_increment_2" BEL
        "IOMM_inst1/write_increment_4" BEL "IOMM_inst1/write_increment_5" BEL
        "IOMM_inst1/write_increment_3" BEL "IOMM_inst1/write_increment_6" BEL
        "IOMM_inst1/write_increment_7" BEL "IOMM_inst1/write_increment_8" BEL
        "IOMM_inst1/write_increment_9" BEL "IOMM_inst1/write_increment_10" BEL
        "IOMM_inst1/write_increment_11" BEL "IOMM_inst1/write_increment_12"
        BEL "IOMM_inst1/write_increment_13" BEL
        "IOMM_inst1/write_increment_14" BEL "IOMM_inst1/write_increment_15"
        BEL "IOMM_inst1/write_address_low_0" BEL
        "IOMM_inst1/write_address_low_1" BEL "IOMM_inst1/write_address_low_3"
        BEL "IOMM_inst1/write_address_low_4" BEL
        "IOMM_inst1/write_address_low_2" BEL "IOMM_inst1/write_address_low_5"
        BEL "IOMM_inst1/write_address_low_6" BEL
        "IOMM_inst1/write_address_low_7" BEL "IOMM_inst1/write_address_low_8"
        BEL "IOMM_inst1/write_address_low_9" BEL
        "IOMM_inst1/write_address_low_10" BEL
        "IOMM_inst1/write_address_low_11" BEL
        "IOMM_inst1/write_address_low_12" BEL
        "IOMM_inst1/write_address_low_13" BEL
        "IOMM_inst1/write_address_low_14" BEL
        "IOMM_inst1/write_address_low_15" BEL
        "IOMM_inst1/write_address_high_0" BEL
        "IOMM_inst1/write_address_high_2" BEL
        "IOMM_inst1/write_address_high_3" BEL
        "IOMM_inst1/write_address_high_1" BEL
        "IOMM_inst1/write_address_high_4" BEL
        "IOMM_inst1/write_address_high_5" BEL
        "IOMM_inst1/write_address_high_6" BEL "IOMM_inst0/to_CPU_15" BEL
        "IOMM_inst0/to_CPU_14" BEL "IOMM_inst0/to_CPU_13" BEL
        "IOMM_inst0/to_CPU_12" BEL "IOMM_inst0/to_CPU_11" BEL
        "IOMM_inst0/to_CPU_10" BEL "IOMM_inst0/to_CPU_9" BEL
        "IOMM_inst0/to_CPU_8" BEL "IOMM_inst0/to_CPU_7" BEL
        "IOMM_inst0/to_CPU_6" BEL "IOMM_inst0/to_CPU_5" BEL
        "IOMM_inst0/to_CPU_4" BEL "IOMM_inst0/to_CPU_3" BEL
        "IOMM_inst0/to_CPU_2" BEL "IOMM_inst0/to_CPU_1" BEL
        "IOMM_inst0/to_CPU_0" BEL "IOMM_inst0/write_ready" BEL
        "IOMM_inst0/read_ready" BEL "IOMM_inst0/write_active" BEL
        "IOMM_inst0/read_active" BEL "IOMM_inst0/read_data_15" BEL
        "IOMM_inst0/read_data_14" BEL "IOMM_inst0/read_data_13" BEL
        "IOMM_inst0/read_data_12" BEL "IOMM_inst0/read_data_11" BEL
        "IOMM_inst0/read_data_10" BEL "IOMM_inst0/read_data_9" BEL
        "IOMM_inst0/read_data_8" BEL "IOMM_inst0/read_data_7" BEL
        "IOMM_inst0/read_data_6" BEL "IOMM_inst0/read_data_5" BEL
        "IOMM_inst0/read_data_4" BEL "IOMM_inst0/read_data_3" BEL
        "IOMM_inst0/read_data_2" BEL "IOMM_inst0/read_data_1" BEL
        "IOMM_inst0/read_data_0" BEL "IOMM_inst0/read_increment_0" BEL
        "IOMM_inst0/read_increment_1" BEL "IOMM_inst0/read_increment_2" BEL
        "IOMM_inst0/read_increment_3" BEL "IOMM_inst0/read_increment_4" BEL
        "IOMM_inst0/read_increment_5" BEL "IOMM_inst0/read_increment_6" BEL
        "IOMM_inst0/read_increment_8" BEL "IOMM_inst0/read_increment_9" BEL
        "IOMM_inst0/read_increment_7" BEL "IOMM_inst0/read_increment_10" BEL
        "IOMM_inst0/read_increment_11" BEL "IOMM_inst0/read_increment_12" BEL
        "IOMM_inst0/read_increment_13" BEL "IOMM_inst0/read_increment_14" BEL
        "IOMM_inst0/read_increment_15" BEL "IOMM_inst0/read_address_low_0" BEL
        "IOMM_inst0/read_address_low_1" BEL "IOMM_inst0/read_address_low_2"
        BEL "IOMM_inst0/read_address_low_3" BEL
        "IOMM_inst0/read_address_low_4" BEL "IOMM_inst0/read_address_low_5"
        BEL "IOMM_inst0/read_address_low_7" BEL
        "IOMM_inst0/read_address_low_8" BEL "IOMM_inst0/read_address_low_6"
        BEL "IOMM_inst0/read_address_low_9" BEL
        "IOMM_inst0/read_address_low_10" BEL "IOMM_inst0/read_address_low_11"
        BEL "IOMM_inst0/read_address_low_12" BEL
        "IOMM_inst0/read_address_low_13" BEL "IOMM_inst0/read_address_low_14"
        BEL "IOMM_inst0/read_address_low_15" BEL
        "IOMM_inst0/read_address_high_0" BEL "IOMM_inst0/read_address_high_1"
        BEL "IOMM_inst0/read_address_high_2" BEL
        "IOMM_inst0/read_address_high_3" BEL "IOMM_inst0/read_address_high_4"
        BEL "IOMM_inst0/read_address_high_6" BEL
        "IOMM_inst0/read_address_high_5" BEL "IOMM_inst0/write_data_0" BEL
        "IOMM_inst0/write_data_1" BEL "IOMM_inst0/write_data_2" BEL
        "IOMM_inst0/write_data_3" BEL "IOMM_inst0/write_data_5" BEL
        "IOMM_inst0/write_data_6" BEL "IOMM_inst0/write_data_4" BEL
        "IOMM_inst0/write_data_7" BEL "IOMM_inst0/write_data_8" BEL
        "IOMM_inst0/write_data_9" BEL "IOMM_inst0/write_data_10" BEL
        "IOMM_inst0/write_data_11" BEL "IOMM_inst0/write_data_12" BEL
        "IOMM_inst0/write_data_13" BEL "IOMM_inst0/write_data_14" BEL
        "IOMM_inst0/write_data_15" BEL "IOMM_inst0/write_increment_0" BEL
        "IOMM_inst0/write_increment_1" BEL "IOMM_inst0/write_increment_2" BEL
        "IOMM_inst0/write_increment_4" BEL "IOMM_inst0/write_increment_5" BEL
        "IOMM_inst0/write_increment_3" BEL "IOMM_inst0/write_increment_6" BEL
        "IOMM_inst0/write_increment_7" BEL "IOMM_inst0/write_increment_8" BEL
        "IOMM_inst0/write_increment_9" BEL "IOMM_inst0/write_increment_10" BEL
        "IOMM_inst0/write_increment_11" BEL "IOMM_inst0/write_increment_12"
        BEL "IOMM_inst0/write_increment_13" BEL
        "IOMM_inst0/write_increment_14" BEL "IOMM_inst0/write_increment_15"
        BEL "IOMM_inst0/write_address_low_0" BEL
        "IOMM_inst0/write_address_low_1" BEL "IOMM_inst0/write_address_low_3"
        BEL "IOMM_inst0/write_address_low_4" BEL
        "IOMM_inst0/write_address_low_2" BEL "IOMM_inst0/write_address_low_5"
        BEL "IOMM_inst0/write_address_low_6" BEL
        "IOMM_inst0/write_address_low_7" BEL "IOMM_inst0/write_address_low_8"
        BEL "IOMM_inst0/write_address_low_9" BEL
        "IOMM_inst0/write_address_low_10" BEL
        "IOMM_inst0/write_address_low_11" BEL
        "IOMM_inst0/write_address_low_12" BEL
        "IOMM_inst0/write_address_low_13" BEL
        "IOMM_inst0/write_address_low_14" BEL
        "IOMM_inst0/write_address_low_15" BEL
        "IOMM_inst0/write_address_high_0" BEL
        "IOMM_inst0/write_address_high_2" BEL
        "IOMM_inst0/write_address_high_3" BEL
        "IOMM_inst0/write_address_high_1" BEL
        "IOMM_inst0/write_address_high_4" BEL
        "IOMM_inst0/write_address_high_5" BEL
        "IOMM_inst0/write_address_high_6" BEL "serial_inst/uart_inst/rx_s" BEL
        "serial_inst/uart_inst/prev_tx_req" BEL
        "serial_inst/uart_inst/rx_timer_0" BEL
        "serial_inst/uart_inst/rx_timer_1" BEL
        "serial_inst/uart_inst/rx_timer_2" BEL
        "serial_inst/uart_inst/rx_timer_3" BEL
        "serial_inst/uart_inst/rx_timer_4" BEL
        "serial_inst/uart_inst/rx_timer_5" BEL
        "serial_inst/uart_inst/rx_timer_6" BEL
        "serial_inst/uart_inst/rx_timer_7" BEL
        "serial_inst/uart_inst/rx_timer_8" BEL
        "serial_inst/uart_inst/rx_timer_9" BEL
        "serial_inst/uart_inst/rx_timer_10" BEL
        "serial_inst/uart_inst/rx_timer_11" BEL
        "serial_inst/uart_inst/rx_timer_12" BEL
        "serial_inst/uart_inst/rx_timer_13" BEL
        "serial_inst/uart_inst/rx_timer_14" BEL
        "serial_inst/uart_inst/rx_timer_15" BEL
        "serial_inst/uart_inst/tx_active" BEL "serial_inst/uart_inst/tx_ready"
        BEL "serial_inst/uart_inst/rx_ready" BEL
        "serial_inst/uart_inst/tx_frame_1" BEL
        "serial_inst/uart_inst/tx_frame_2" BEL
        "serial_inst/uart_inst/tx_frame_3" BEL
        "serial_inst/uart_inst/tx_frame_4" BEL
        "serial_inst/uart_inst/tx_frame_5" BEL
        "serial_inst/uart_inst/tx_frame_6" BEL
        "serial_inst/uart_inst/tx_frame_7" BEL
        "serial_inst/uart_inst/tx_frame_8" BEL
        "serial_inst/uart_inst/tx_frame_sliced_1" BEL
        "serial_inst/uart_inst/tx_frame_sliced_0" BEL
        "serial_inst/uart_inst/rx_active" BEL
        "serial_inst/uart_inst/rx_frame_0" BEL
        "serial_inst/uart_inst/rx_frame_1" BEL
        "serial_inst/uart_inst/rx_frame_2" BEL
        "serial_inst/uart_inst/rx_frame_3" BEL
        "serial_inst/uart_inst/rx_frame_4" BEL
        "serial_inst/uart_inst/rx_frame_5" BEL
        "serial_inst/uart_inst/rx_frame_6" BEL
        "serial_inst/uart_inst/rx_frame_7" BEL
        "serial_inst/uart_inst/rx_frame_8" BEL
        "serial_inst/uart_inst/rx_frame_9" BEL
        "serial_inst/uart_inst/rx_data_0" BEL
        "serial_inst/uart_inst/rx_data_1" BEL
        "serial_inst/uart_inst/rx_data_2" BEL
        "serial_inst/uart_inst/rx_data_3" BEL
        "serial_inst/uart_inst/rx_data_4" BEL
        "serial_inst/uart_inst/rx_data_5" BEL
        "serial_inst/uart_inst/rx_data_6" BEL
        "serial_inst/uart_inst/rx_data_7" BEL
        "serial_inst/uart_inst/tx_timer_0" BEL
        "serial_inst/uart_inst/tx_timer_1" BEL
        "serial_inst/uart_inst/tx_timer_2" BEL
        "serial_inst/uart_inst/tx_timer_3" BEL
        "serial_inst/uart_inst/tx_timer_4" BEL
        "serial_inst/uart_inst/tx_timer_5" BEL
        "serial_inst/uart_inst/tx_timer_6" BEL
        "serial_inst/uart_inst/tx_timer_7" BEL
        "serial_inst/uart_inst/tx_timer_8" BEL
        "serial_inst/uart_inst/tx_timer_9" BEL
        "serial_inst/uart_inst/tx_timer_10" BEL
        "serial_inst/uart_inst/tx_timer_11" BEL
        "serial_inst/uart_inst/tx_timer_12" BEL
        "serial_inst/uart_inst/tx_timer_13" BEL
        "serial_inst/uart_inst/tx_timer_14" BEL
        "serial_inst/uart_inst/tx_timer_15" BEL
        "serial_inst/tx_queue/Mram_queue_mem2.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem2.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem1.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem1.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem5.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem5.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem3.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem3.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem4.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem4.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem8.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem8.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem6.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem6.SLICEM_G" BEL
        "serial_inst/tx_queue/Mram_queue_mem7.SLICEM_F" BEL
        "serial_inst/tx_queue/Mram_queue_mem7.SLICEM_G" BEL
        "serial_inst/tx_queue/write_addr_0" BEL
        "serial_inst/tx_queue/write_addr_1" BEL
        "serial_inst/tx_queue/write_addr_2" BEL
        "serial_inst/tx_queue/write_addr_3" BEL
        "serial_inst/tx_queue/read_addr_0" BEL
        "serial_inst/tx_queue/read_addr_1" BEL
        "serial_inst/tx_queue/read_addr_2" BEL
        "serial_inst/tx_queue/read_addr_3" BEL
        "serial_inst/rx_queue/Mram_queue_mem2.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem2.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem1.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem1.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem5.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem5.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem3.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem3.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem4.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem4.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem8.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem8.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem6.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem6.SLICEM_G" BEL
        "serial_inst/rx_queue/Mram_queue_mem7.SLICEM_F" BEL
        "serial_inst/rx_queue/Mram_queue_mem7.SLICEM_G" BEL
        "serial_inst/rx_queue/write_addr_0" BEL
        "serial_inst/rx_queue/write_addr_1" BEL
        "serial_inst/rx_queue/write_addr_2" BEL
        "serial_inst/rx_queue/write_addr_3" BEL
        "serial_inst/rx_queue/read_addr_0" BEL
        "serial_inst/rx_queue/read_addr_1" BEL
        "serial_inst/rx_queue/read_addr_2" BEL
        "serial_inst/rx_queue/read_addr_3" BEL "serial_inst/to_cpu_7" BEL
        "serial_inst/to_cpu_6" BEL "serial_inst/to_cpu_5" BEL
        "serial_inst/to_cpu_4" BEL "serial_inst/to_cpu_3" BEL
        "serial_inst/to_cpu_2" BEL "serial_inst/to_cpu_1" BEL
        "serial_inst/to_cpu_0" BEL "serial_inst/tx_active" BEL
        "serial_inst/clk_div_l_7" BEL "serial_inst/clk_div_l_6" BEL
        "serial_inst/clk_div_l_5" BEL "serial_inst/clk_div_l_4" BEL
        "serial_inst/clk_div_l_3" BEL "serial_inst/clk_div_l_2" BEL
        "serial_inst/clk_div_l_1" BEL "serial_inst/clk_div_l_0" BEL
        "serial_inst/clk_div_h_7" BEL "serial_inst/clk_div_h_6" BEL
        "serial_inst/clk_div_h_5" BEL "serial_inst/clk_div_h_4" BEL
        "serial_inst/clk_div_h_3" BEL "serial_inst/clk_div_h_2" BEL
        "serial_inst/clk_div_h_1" BEL "serial_inst/clk_div_h_0" BEL
        "serial_inst/tx_overwrite" BEL "serial_inst/rx_overwrite" BEL
        "keyboard_inst/ps2_host_inst/prev_tx_req" BEL
        "keyboard_inst/ps2_host_inst/prev_tx_last" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_0" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_1" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_2" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_3" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_4" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_5" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_6" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_7" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_8" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_9" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_10" BEL
        "keyboard_inst/ps2_host_inst/rx_shift_reg_11" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_0" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_1" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_2" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_3" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_4" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_5" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_6" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_7" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_8" BEL
        "keyboard_inst/ps2_host_inst/tx_shift_reg_9" BEL
        "keyboard_inst/ps2_host_inst/rx_data_0" BEL
        "keyboard_inst/ps2_host_inst/rx_data_1" BEL
        "keyboard_inst/ps2_host_inst/rx_data_2" BEL
        "keyboard_inst/ps2_host_inst/rx_data_3" BEL
        "keyboard_inst/ps2_host_inst/rx_data_4" BEL
        "keyboard_inst/ps2_host_inst/rx_data_5" BEL
        "keyboard_inst/ps2_host_inst/rx_data_6" BEL
        "keyboard_inst/ps2_host_inst/rx_data_7" BEL
        "keyboard_inst/ps2_host_inst/ps2_clk_q" BEL
        "keyboard_inst/ps2_host_inst/prev_ps2_clk" BEL
        "keyboard_inst/ps2_host_inst/rx_ready" BEL
        "keyboard_inst/ps2_host_inst/rx_inhibit" BEL
        "keyboard_inst/ps2_host_inst/tx_done" BEL
        "keyboard_inst/ps2_host_inst/ps2_data_q" BEL
        "keyboard_inst/ps2_host_inst/timer_0" BEL
        "keyboard_inst/ps2_host_inst/timer_1" BEL
        "keyboard_inst/ps2_host_inst/timer_2" BEL
        "keyboard_inst/ps2_host_inst/timer_3" BEL
        "keyboard_inst/ps2_host_inst/timer_4" BEL
        "keyboard_inst/ps2_host_inst/timer_5" BEL
        "keyboard_inst/ps2_host_inst/timer_6" BEL
        "keyboard_inst/ps2_host_inst/timer_7" BEL
        "keyboard_inst/ps2_host_inst/timer_8" BEL
        "keyboard_inst/ps2_host_inst/timer_9" BEL
        "keyboard_inst/ps2_host_inst/timer_10" BEL
        "keyboard_inst/ps2_host_inst/timer_11" BEL
        "keyboard_inst/ps2_host_inst/timer_12" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem2.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem2.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem1.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem1.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem5.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem5.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem3.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem3.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem4.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem4.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem8.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem8.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem6.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem6.SLICEM_G" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem7.SLICEM_F" BEL
        "keyboard_inst/tx_queue/Mram_queue_mem7.SLICEM_G" BEL
        "keyboard_inst/tx_queue/write_addr_0" BEL
        "keyboard_inst/tx_queue/write_addr_1" BEL
        "keyboard_inst/tx_queue/write_addr_2" BEL
        "keyboard_inst/tx_queue/write_addr_3" BEL
        "keyboard_inst/tx_queue/read_addr_0" BEL
        "keyboard_inst/tx_queue/read_addr_1" BEL
        "keyboard_inst/tx_queue/read_addr_2" BEL
        "keyboard_inst/tx_queue/read_addr_3" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem2.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem2.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem1.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem1.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem5.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem5.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem3.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem3.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem4.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem4.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem8.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem8.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem6.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem6.SLICEM_G" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem7.SLICEM_F" BEL
        "keyboard_inst/rx_queue/Mram_queue_mem7.SLICEM_G" BEL
        "keyboard_inst/rx_queue/write_addr_0" BEL
        "keyboard_inst/rx_queue/write_addr_1" BEL
        "keyboard_inst/rx_queue/write_addr_2" BEL
        "keyboard_inst/rx_queue/write_addr_3" BEL
        "keyboard_inst/rx_queue/read_addr_0" BEL
        "keyboard_inst/rx_queue/read_addr_1" BEL
        "keyboard_inst/rx_queue/read_addr_2" BEL
        "keyboard_inst/rx_queue/read_addr_3" BEL "keyboard_inst/to_CPU_7" BEL
        "keyboard_inst/to_CPU_6" BEL "keyboard_inst/to_CPU_5" BEL
        "keyboard_inst/to_CPU_4" BEL "keyboard_inst/to_CPU_3" BEL
        "keyboard_inst/to_CPU_2" BEL "keyboard_inst/to_CPU_1" BEL
        "keyboard_inst/to_CPU_0" BEL "keyboard_inst/tx_overwrite" BEL
        "keyboard_inst/tx_active" BEL "keyboard_inst/rx_overwrite" BEL
        "spi_ri_inst/spi_master_inst/prev_done" BEL
        "spi_ri_inst/spi_master_inst/load_en_q" BEL
        "spi_ri_inst/spi_master_inst/shift_en_q" BEL
        "spi_ri_inst/spi_master_inst/prev_last_cycle" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_0" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_1" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_2" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_3" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_4" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_5" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_6" BEL
        "spi_ri_inst/spi_master_inst/load_data_hold_7" BEL
        "spi_ri_inst/spi_master_inst/done_hold" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_0" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_1" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_2" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_3" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_4" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_5" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_6" BEL
        "spi_ri_inst/spi_master_inst/tx_shift_7" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_0" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_1" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_2" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_3" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_4" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_5" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_6" BEL
        "spi_ri_inst/spi_master_inst/rx_shift_7" BEL
        "spi_ri_inst/spi_master_inst/sck" BEL
        "spi_ri_inst/spi_master_inst/cycle_count_0" BEL
        "spi_ri_inst/spi_master_inst/cycle_count_1" BEL
        "spi_ri_inst/spi_master_inst/cycle_count_2" BEL
        "spi_ri_inst/spi_master_inst/cycle_count_3" BEL
        "spi_ri_inst/spi_master_inst/transfer_active" BEL
        "spi_ri_inst/spi_master_inst/prev_done_hold" BEL
        "spi_ri_inst/spi_master_inst/timer_0" BEL
        "spi_ri_inst/spi_master_inst/timer_1" BEL
        "spi_ri_inst/spi_master_inst/timer_2" BEL
        "spi_ri_inst/spi_master_inst/timer_3" BEL
        "spi_ri_inst/spi_master_inst/timer_4" BEL
        "spi_ri_inst/spi_master_inst/timer_5" BEL
        "spi_ri_inst/spi_master_inst/timer_6" BEL
        "spi_ri_inst/spi_master_inst/timer_7" BEL "spi_ri_inst/to_cpu_7" BEL
        "spi_ri_inst/to_cpu_6" BEL "spi_ri_inst/to_cpu_5" BEL
        "spi_ri_inst/to_cpu_4" BEL "spi_ri_inst/to_cpu_3" BEL
        "spi_ri_inst/to_cpu_2" BEL "spi_ri_inst/to_cpu_1" BEL
        "spi_ri_inst/to_cpu_0" BEL "spi_ri_inst/data_from_slave_7" BEL
        "spi_ri_inst/data_from_slave_6" BEL "spi_ri_inst/data_from_slave_5"
        BEL "spi_ri_inst/data_from_slave_4" BEL
        "spi_ri_inst/data_from_slave_3" BEL "spi_ri_inst/data_from_slave_2"
        BEL "spi_ri_inst/data_from_slave_1" BEL
        "spi_ri_inst/data_from_slave_0" BEL "spi_ri_inst/spi_ncs_7" BEL
        "spi_ri_inst/spi_ncs_6" BEL "spi_ri_inst/spi_ncs_5" BEL
        "spi_ri_inst/spi_ncs_4" BEL "spi_ri_inst/spi_ncs_3" BEL
        "spi_ri_inst/spi_ncs_2" BEL "spi_ri_inst/spi_ncs_1" BEL
        "spi_ri_inst/spi_ncs_0" BEL "spi_ri_inst/data_from_master_7" BEL
        "spi_ri_inst/data_from_master_6" BEL "spi_ri_inst/data_from_master_5"
        BEL "spi_ri_inst/data_from_master_4" BEL
        "spi_ri_inst/data_from_master_3" BEL "spi_ri_inst/data_from_master_2"
        BEL "spi_ri_inst/data_from_master_1" BEL
        "spi_ri_inst/data_from_master_0" BEL "spi_ri_inst/cpol" BEL
        "spi_ri_inst/clk_div_7" BEL "spi_ri_inst/clk_div_6" BEL
        "spi_ri_inst/clk_div_5" BEL "spi_ri_inst/clk_div_4" BEL
        "spi_ri_inst/clk_div_3" BEL "spi_ri_inst/clk_div_2" BEL
        "spi_ri_inst/clk_div_1" BEL "spi_ri_inst/clk_div_0" BEL
        "spi_ri_inst/cpha" BEL "spi_ri_inst/transfer_req" BEL
        "spi_ri_inst/transfer_active" BEL "CPU_inst/PC_inst/A_next_I_0" BEL
        "CPU_inst/PC_inst/A_next_I_1" BEL "CPU_inst/PC_inst/A_next_I_2" BEL
        "CPU_inst/PC_inst/A_next_I_3" BEL "CPU_inst/PC_inst/A_next_I_4" BEL
        "CPU_inst/PC_inst/A_next_I_5" BEL "CPU_inst/PC_inst/A_next_I_6" BEL
        "CPU_inst/PC_inst/A_next_I_7" BEL "CPU_inst/PC_inst/A_next_I_8" BEL
        "CPU_inst/PC_inst/A_next_I_9" BEL "CPU_inst/PC_inst/A_next_I_10" BEL
        "CPU_inst/PC_inst/A_next_I_11" BEL "CPU_inst/PC_inst/A_next_I_12" BEL
        "CPU_inst/PC_inst/A_next_I_13" BEL "CPU_inst/PC_inst/A_next_I_14" BEL
        "CPU_inst/PC_inst/A_next_I_15" BEL "CPU_inst/PC_inst/A_next_I_16" BEL
        "CPU_inst/PC_inst/A_next_I_17" BEL "CPU_inst/PC_inst/A_next_I_18" BEL
        "CPU_inst/PC_inst/A_next_I_19" BEL "CPU_inst/PC_inst/A_next_I_20" BEL
        "CPU_inst/PC_inst/A_next_I_21" BEL "CPU_inst/PC_inst/A_next_I_22" BEL
        "CPU_inst/PC_inst/A_next_I_23" BEL "CPU_inst/PC_inst/A_next_I_24" BEL
        "CPU_inst/PC_inst/A_next_I_25" BEL "CPU_inst/PC_inst/A_next_I_26" BEL
        "CPU_inst/PC_inst/A_next_I_27" BEL "CPU_inst/PC_inst/A_next_I_28" BEL
        "CPU_inst/PC_inst/A_next_I_29" BEL "CPU_inst/PC_inst/A_next_I_30" BEL
        "CPU_inst/PC_inst/A_next_I_31" BEL
        "CPU_inst/PC_inst/decoder_prev_hazard" BEL
        "CPU_inst/PC_inst/A_pipe0_0" BEL "CPU_inst/PC_inst/A_pipe0_1" BEL
        "CPU_inst/PC_inst/A_pipe0_2" BEL "CPU_inst/PC_inst/A_pipe0_3" BEL
        "CPU_inst/PC_inst/A_pipe0_4" BEL "CPU_inst/PC_inst/A_pipe0_5" BEL
        "CPU_inst/PC_inst/A_pipe0_6" BEL "CPU_inst/PC_inst/A_pipe0_7" BEL
        "CPU_inst/PC_inst/A_pipe0_8" BEL "CPU_inst/PC_inst/A_pipe0_9" BEL
        "CPU_inst/PC_inst/A_pipe0_10" BEL "CPU_inst/PC_inst/A_pipe0_11" BEL
        "CPU_inst/PC_inst/A_pipe0_12" BEL "CPU_inst/PC_inst/A_pipe0_13" BEL
        "CPU_inst/PC_inst/A_pipe0_14" BEL "CPU_inst/PC_inst/A_pipe0_15" BEL
        "CPU_inst/PC_inst/A_pipe0_16" BEL "CPU_inst/PC_inst/A_pipe0_17" BEL
        "CPU_inst/PC_inst/A_pipe0_18" BEL "CPU_inst/PC_inst/A_pipe0_19" BEL
        "CPU_inst/PC_inst/A_pipe0_20" BEL "CPU_inst/PC_inst/A_pipe0_21" BEL
        "CPU_inst/PC_inst/A_pipe0_22" BEL "CPU_inst/PC_inst/A_pipe0_23" BEL
        "CPU_inst/PC_inst/A_pipe0_24" BEL "CPU_inst/PC_inst/A_pipe0_25" BEL
        "CPU_inst/PC_inst/A_pipe0_26" BEL "CPU_inst/PC_inst/A_pipe0_27" BEL
        "CPU_inst/PC_inst/A_pipe0_28" BEL "CPU_inst/PC_inst/A_pipe0_29" BEL
        "CPU_inst/PC_inst/A_pipe0_30" BEL "CPU_inst/PC_inst/A_pipe0_31" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_0" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_1" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_2" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_3" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_4" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_5" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_6" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_7" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_8" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_9" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_10" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_11" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_12" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_13" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_14" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_15" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_16" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_17" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_18" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_19" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_20" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_21" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_22" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_23" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_24" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_25" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_26" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_27" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_28" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_29" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_30" BEL
        "CPU_inst/PC_inst/A_current_I_alternate_31" BEL
        "CPU_inst/PC_inst/PC_reg_0" BEL "CPU_inst/PC_inst/PC_reg_1" BEL
        "CPU_inst/PC_inst/PC_reg_2" BEL "CPU_inst/PC_inst/PC_reg_3" BEL
        "CPU_inst/PC_inst/PC_reg_4" BEL "CPU_inst/PC_inst/PC_reg_5" BEL
        "CPU_inst/PC_inst/PC_reg_6" BEL "CPU_inst/PC_inst/PC_reg_7" BEL
        "CPU_inst/PC_inst/PC_reg_8" BEL "CPU_inst/PC_inst/PC_reg_9" BEL
        "CPU_inst/PC_inst/PC_reg_10" BEL "CPU_inst/PC_inst/PC_reg_11" BEL
        "CPU_inst/PC_inst/PC_reg_12" BEL "CPU_inst/PC_inst/PC_reg_13" BEL
        "CPU_inst/PC_inst/PC_reg_14" BEL "CPU_inst/PC_inst/PC_reg_15" BEL
        "CPU_inst/PC_inst/PC_reg_16" BEL "CPU_inst/PC_inst/PC_reg_17" BEL
        "CPU_inst/PC_inst/PC_reg_18" BEL "CPU_inst/PC_inst/PC_reg_19" BEL
        "CPU_inst/PC_inst/PC_reg_20" BEL "CPU_inst/PC_inst/PC_reg_21" BEL
        "CPU_inst/PC_inst/PC_reg_22" BEL "CPU_inst/PC_inst/PC_reg_23" BEL
        "CPU_inst/PC_inst/PC_reg_24" BEL "CPU_inst/PC_inst/PC_reg_25" BEL
        "CPU_inst/PC_inst/PC_reg_26" BEL "CPU_inst/PC_inst/PC_reg_27" BEL
        "CPU_inst/PC_inst/PC_reg_28" BEL "CPU_inst/PC_inst/PC_reg_29" BEL
        "CPU_inst/PC_inst/PC_reg_30" BEL "CPU_inst/PC_inst/PC_reg_31" BEL
        "CPU_inst/PC_inst/A_return_0" BEL "CPU_inst/PC_inst/A_return_1" BEL
        "CPU_inst/PC_inst/A_return_2" BEL "CPU_inst/PC_inst/A_return_3" BEL
        "CPU_inst/PC_inst/A_return_4" BEL "CPU_inst/PC_inst/A_return_5" BEL
        "CPU_inst/PC_inst/A_return_6" BEL "CPU_inst/PC_inst/A_return_7" BEL
        "CPU_inst/PC_inst/A_return_8" BEL "CPU_inst/PC_inst/A_return_9" BEL
        "CPU_inst/PC_inst/A_return_10" BEL "CPU_inst/PC_inst/A_return_11" BEL
        "CPU_inst/PC_inst/A_return_12" BEL "CPU_inst/PC_inst/A_return_13" BEL
        "CPU_inst/PC_inst/A_return_14" BEL "CPU_inst/PC_inst/A_return_15" BEL
        "CPU_inst/PC_inst/A_return_16" BEL "CPU_inst/PC_inst/A_return_17" BEL
        "CPU_inst/PC_inst/A_return_18" BEL "CPU_inst/PC_inst/A_return_19" BEL
        "CPU_inst/PC_inst/A_return_20" BEL "CPU_inst/PC_inst/A_return_21" BEL
        "CPU_inst/PC_inst/A_return_22" BEL "CPU_inst/PC_inst/A_return_23" BEL
        "CPU_inst/PC_inst/A_return_24" BEL "CPU_inst/PC_inst/A_return_25" BEL
        "CPU_inst/PC_inst/A_return_26" BEL "CPU_inst/PC_inst/A_return_27" BEL
        "CPU_inst/PC_inst/A_return_28" BEL "CPU_inst/PC_inst/A_return_29" BEL
        "CPU_inst/PC_inst/A_return_30" BEL "CPU_inst/PC_inst/A_return_31" BEL
        "CPU_inst/PC_inst/A_miss_next_0" BEL "CPU_inst/PC_inst/A_miss_next_1"
        BEL "CPU_inst/PC_inst/A_miss_next_2" BEL
        "CPU_inst/PC_inst/A_miss_next_3" BEL "CPU_inst/PC_inst/A_miss_next_4"
        BEL "CPU_inst/PC_inst/A_miss_next_5" BEL
        "CPU_inst/PC_inst/A_miss_next_6" BEL "CPU_inst/PC_inst/A_miss_next_7"
        BEL "CPU_inst/PC_inst/A_miss_next_8" BEL
        "CPU_inst/PC_inst/A_miss_next_9" BEL "CPU_inst/PC_inst/A_miss_next_10"
        BEL "CPU_inst/PC_inst/A_miss_next_11" BEL
        "CPU_inst/PC_inst/A_miss_next_12" BEL
        "CPU_inst/PC_inst/A_miss_next_13" BEL
        "CPU_inst/PC_inst/A_miss_next_14" BEL
        "CPU_inst/PC_inst/A_miss_next_15" BEL
        "CPU_inst/PC_inst/A_miss_next_16" BEL
        "CPU_inst/PC_inst/A_miss_next_17" BEL
        "CPU_inst/PC_inst/A_miss_next_18" BEL
        "CPU_inst/PC_inst/A_miss_next_19" BEL
        "CPU_inst/PC_inst/A_miss_next_20" BEL
        "CPU_inst/PC_inst/A_miss_next_21" BEL
        "CPU_inst/PC_inst/A_miss_next_22" BEL
        "CPU_inst/PC_inst/A_miss_next_23" BEL
        "CPU_inst/PC_inst/A_miss_next_24" BEL
        "CPU_inst/PC_inst/A_miss_next_25" BEL
        "CPU_inst/PC_inst/A_miss_next_26" BEL
        "CPU_inst/PC_inst/A_miss_next_27" BEL
        "CPU_inst/PC_inst/A_miss_next_28" BEL
        "CPU_inst/PC_inst/A_miss_next_29" BEL
        "CPU_inst/PC_inst/A_miss_next_30" BEL
        "CPU_inst/PC_inst/A_miss_next_31" BEL "CPU_inst/PC_inst/A_current_I_0"
        BEL "CPU_inst/PC_inst/A_current_I_1" BEL
        "CPU_inst/PC_inst/A_current_I_2" BEL "CPU_inst/PC_inst/A_current_I_3"
        BEL "CPU_inst/PC_inst/A_current_I_4" BEL
        "CPU_inst/PC_inst/A_current_I_5" BEL "CPU_inst/PC_inst/A_current_I_6"
        BEL "CPU_inst/PC_inst/A_current_I_7" BEL
        "CPU_inst/PC_inst/A_current_I_8" BEL "CPU_inst/PC_inst/A_current_I_9"
        BEL "CPU_inst/PC_inst/A_current_I_10" BEL
        "CPU_inst/PC_inst/A_current_I_11" BEL
        "CPU_inst/PC_inst/A_current_I_12" BEL
        "CPU_inst/PC_inst/A_current_I_13" BEL
        "CPU_inst/PC_inst/A_current_I_14" BEL
        "CPU_inst/PC_inst/A_current_I_15" BEL
        "CPU_inst/PC_inst/A_current_I_16" BEL
        "CPU_inst/PC_inst/A_current_I_17" BEL
        "CPU_inst/PC_inst/A_current_I_18" BEL
        "CPU_inst/PC_inst/A_current_I_19" BEL
        "CPU_inst/PC_inst/A_current_I_20" BEL
        "CPU_inst/PC_inst/A_current_I_21" BEL
        "CPU_inst/PC_inst/A_current_I_22" BEL
        "CPU_inst/PC_inst/A_current_I_23" BEL
        "CPU_inst/PC_inst/A_current_I_24" BEL
        "CPU_inst/PC_inst/A_current_I_25" BEL
        "CPU_inst/PC_inst/A_current_I_26" BEL
        "CPU_inst/PC_inst/A_current_I_27" BEL
        "CPU_inst/PC_inst/A_current_I_28" BEL
        "CPU_inst/PC_inst/A_current_I_29" BEL
        "CPU_inst/PC_inst/A_current_I_30" BEL
        "CPU_inst/PC_inst/A_current_I_31" BEL
        "CPU_inst/PC_inst/cstack0/address_3" BEL
        "CPU_inst/PC_inst/cstack0/address_2" BEL
        "CPU_inst/PC_inst/cstack0/address_1" BEL
        "CPU_inst/PC_inst/cstack0/address_0" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem32" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem31" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem30" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem29" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem28" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem27" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem26" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem25" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem24" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem23" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem22" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem21" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem20" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem19" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem17" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem16" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem18" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem15" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem14" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem13" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem12" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem11" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem10" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem9" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem8" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem7" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem6" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem5" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem4" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem3" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem2" BEL
        "CPU_inst/PC_inst/cstack0/Mram_stack_mem1" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_31" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_30" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_29" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_28" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_27" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_26" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_25" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_24" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_23" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_22" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_21" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_20" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_19" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_18" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_17" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_16" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_15" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_14" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_13" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_12" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_11" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_10" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_9" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_8" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_7" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_6" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_5" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_4" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_3" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_2" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_1" BEL
        "CPU_inst/PC_inst/cstack0/output_buf_0" BEL
        "CPU_inst/PC_inst/cstack0/prev_push" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_31" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_30" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_29" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_28" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_27" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_26" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_25" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_24" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_23" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_22" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_21" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_20" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_19" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_18" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_17" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_16" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_15" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_14" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_13" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_12" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_11" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_10" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_9" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_8" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_7" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_6" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_5" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_4" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_3" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_2" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_1" BEL
        "CPU_inst/PC_inst/cstack0/input_buf_0" BEL
        "CPU_inst/decoder_inst/I_reg_0" BEL "CPU_inst/decoder_inst/I_reg_1"
        BEL "CPU_inst/decoder_inst/I_reg_2" BEL
        "CPU_inst/decoder_inst/I_reg_3" BEL "CPU_inst/decoder_inst/I_reg_4"
        BEL "CPU_inst/decoder_inst/I_reg_5" BEL
        "CPU_inst/decoder_inst/I_reg_6" BEL "CPU_inst/decoder_inst/I_reg_7"
        BEL "CPU_inst/decoder_inst/I_reg_8" BEL
        "CPU_inst/decoder_inst/I_reg_9" BEL "CPU_inst/decoder_inst/I_reg_10"
        BEL "CPU_inst/decoder_inst/I_reg_11" BEL
        "CPU_inst/decoder_inst/I_reg_12" BEL "CPU_inst/decoder_inst/I_reg_13"
        BEL "CPU_inst/decoder_inst/I_reg_14" BEL
        "CPU_inst/decoder_inst/I_reg_15" BEL
        "CPU_inst/decoder_inst/prev_hazard" BEL
        "CPU_inst/decoder_inst/data_ren" BEL
        "CPU_inst/decoder_inst/I_alternate_0" BEL
        "CPU_inst/decoder_inst/I_alternate_1" BEL
        "CPU_inst/decoder_inst/I_alternate_2" BEL
        "CPU_inst/decoder_inst/I_alternate_3" BEL
        "CPU_inst/decoder_inst/I_alternate_4" BEL
        "CPU_inst/decoder_inst/I_alternate_5" BEL
        "CPU_inst/decoder_inst/I_alternate_6" BEL
        "CPU_inst/decoder_inst/I_alternate_7" BEL
        "CPU_inst/decoder_inst/I_alternate_8" BEL
        "CPU_inst/decoder_inst/I_alternate_9" BEL
        "CPU_inst/decoder_inst/I_alternate_10" BEL
        "CPU_inst/decoder_inst/I_alternate_11" BEL
        "CPU_inst/decoder_inst/I_alternate_12" BEL
        "CPU_inst/decoder_inst/I_alternate_13" BEL
        "CPU_inst/decoder_inst/I_alternate_14" BEL
        "CPU_inst/decoder_inst/I_alternate_15" BEL
        "CPU_inst/decoder_inst/data_wren" BEL
        "CPU_inst/decoder_inst/status_ren" BEL "CPU_inst/decoder_inst/IO_wren"
        BEL "CPU_inst/decoder_inst/IO_ren" BEL
        "CPU_inst/decoder_inst/IO_select" BEL
        "CPU_inst/decoder_inst/address_select" BEL
        "CPU_inst/decoder_inst/data_select" BEL
        "CPU_inst/decoder_inst/alu_op_0" BEL "CPU_inst/decoder_inst/alu_op_1"
        BEL "CPU_inst/decoder_inst/alu_op_2" BEL
        "CPU_inst/decoder_inst/alu_op_3" BEL "CPU_inst/decoder_inst/regf_wren"
        BEL "CPU_inst/decoder_inst/pc_jmp" BEL
        "CPU_inst/decoder_inst/dest_waddr_0" BEL
        "CPU_inst/decoder_inst/dest_waddr_1" BEL
        "CPU_inst/decoder_inst/dest_waddr_2" BEL
        "CPU_inst/decoder_inst/dest_waddr_3" BEL
        "CPU_inst/decoder_inst/dest_waddr_4" BEL
        "CPU_inst/decoder_inst/pc_ret" BEL "CPU_inst/decoder_inst/pc_call" BEL
        "CPU_inst/decoder_inst/pc_brx" BEL "CPU_inst/decoder_inst/I_field_0"
        BEL "CPU_inst/decoder_inst/I_field_1" BEL
        "CPU_inst/decoder_inst/I_field_2" BEL
        "CPU_inst/decoder_inst/I_field_3" BEL
        "CPU_inst/decoder_inst/I_field_4" BEL
        "CPU_inst/decoder_inst/I_field_5" BEL
        "CPU_inst/decoder_inst/I_field_6" BEL
        "CPU_inst/decoder_inst/I_field_7" BEL
        "CPU_inst/decoder_inst/I_field_8" BEL
        "CPU_inst/decoder_inst/I_field_9" BEL "CPU_inst/decoder_inst/H_en" BEL
        "CPU_inst/decoder_inst/L_en" BEL "CPU_inst/decoder_inst/pc_brxt" BEL
        "CPU_inst/ALU_inst/z" BEL "CPU_inst/ALU_inst/alu_out_0" BEL
        "CPU_inst/ALU_inst/alu_out_1" BEL "CPU_inst/ALU_inst/alu_out_2" BEL
        "CPU_inst/ALU_inst/alu_out_3" BEL "CPU_inst/ALU_inst/alu_out_4" BEL
        "CPU_inst/ALU_inst/alu_out_5" BEL "CPU_inst/ALU_inst/alu_out_6" BEL
        "CPU_inst/ALU_inst/alu_out_7" BEL "CPU_inst/ALU_inst/alu_out_8" BEL
        "CPU_inst/ALU_inst/alu_out_9" BEL "CPU_inst/ALU_inst/alu_out_10" BEL
        "CPU_inst/ALU_inst/alu_out_11" BEL "CPU_inst/ALU_inst/alu_out_12" BEL
        "CPU_inst/ALU_inst/alu_out_13" BEL "CPU_inst/ALU_inst/alu_out_14" BEL
        "CPU_inst/ALU_inst/alu_out_15" BEL "CPU_inst/ALU_inst/n" BEL
        "CPU_inst/ALU_inst/p" BEL "CPU_inst/ALU_inst/c" BEL
        "CPU_inst/reg_file_inst/prev_w_address_0" BEL
        "CPU_inst/reg_file_inst/prev_w_address_1" BEL
        "CPU_inst/reg_file_inst/prev_w_address_2" BEL
        "CPU_inst/reg_file_inst/prev_w_address_3" BEL
        "CPU_inst/reg_file_inst/prev_w_address_4" BEL
        "CPU_inst/reg_file_inst/prev_a_address_0" BEL
        "CPU_inst/reg_file_inst/prev_a_address_1" BEL
        "CPU_inst/reg_file_inst/prev_a_address_2" BEL
        "CPU_inst/reg_file_inst/prev_a_address_3" BEL
        "CPU_inst/reg_file_inst/prev_a_address_4" BEL
        "CPU_inst/reg_file_inst/prev_w_data_0" BEL
        "CPU_inst/reg_file_inst/prev_w_data_1" BEL
        "CPU_inst/reg_file_inst/prev_w_data_2" BEL
        "CPU_inst/reg_file_inst/prev_w_data_3" BEL
        "CPU_inst/reg_file_inst/prev_w_data_4" BEL
        "CPU_inst/reg_file_inst/prev_w_data_5" BEL
        "CPU_inst/reg_file_inst/prev_w_data_6" BEL
        "CPU_inst/reg_file_inst/prev_w_data_7" BEL
        "CPU_inst/reg_file_inst/prev_w_data_8" BEL
        "CPU_inst/reg_file_inst/prev_w_data_9" BEL
        "CPU_inst/reg_file_inst/prev_w_data_10" BEL
        "CPU_inst/reg_file_inst/prev_w_data_11" BEL
        "CPU_inst/reg_file_inst/prev_w_data_12" BEL
        "CPU_inst/reg_file_inst/prev_w_data_13" BEL
        "CPU_inst/reg_file_inst/prev_w_data_14" BEL
        "CPU_inst/reg_file_inst/prev_w_data_15" BEL
        "CPU_inst/reg_file_inst/prev_wren" BEL
        "CPU_inst/reg_file_inst/prev_h_en" BEL
        "CPU_inst/reg_file_inst/prev_l_en" BEL "CPU_inst/reg_file_inst/r0_15"
        BEL "CPU_inst/reg_file_inst/r0_14" BEL "CPU_inst/reg_file_inst/r0_13"
        BEL "CPU_inst/reg_file_inst/r0_12" BEL "CPU_inst/reg_file_inst/r0_9"
        BEL "CPU_inst/reg_file_inst/r0_11" BEL "CPU_inst/reg_file_inst/r0_10"
        BEL "CPU_inst/reg_file_inst/r0_8" BEL "CPU_inst/reg_file_inst/r0_7"
        BEL "CPU_inst/reg_file_inst/r0_6" BEL "CPU_inst/reg_file_inst/r0_5"
        BEL "CPU_inst/reg_file_inst/r0_2" BEL "CPU_inst/reg_file_inst/r0_4"
        BEL "CPU_inst/reg_file_inst/r0_3" BEL "CPU_inst/reg_file_inst/r0_1"
        BEL "CPU_inst/reg_file_inst/r0_0" BEL "CPU_inst/reg_file_inst/r1_15"
        BEL "CPU_inst/reg_file_inst/r1_14" BEL "CPU_inst/reg_file_inst/r1_11"
        BEL "CPU_inst/reg_file_inst/r1_13" BEL "CPU_inst/reg_file_inst/r1_12"
        BEL "CPU_inst/reg_file_inst/r1_10" BEL "CPU_inst/reg_file_inst/r1_9"
        BEL "CPU_inst/reg_file_inst/r1_8" BEL "CPU_inst/reg_file_inst/r1_7"
        BEL "CPU_inst/reg_file_inst/r1_4" BEL "CPU_inst/reg_file_inst/r1_6"
        BEL "CPU_inst/reg_file_inst/r1_5" BEL "CPU_inst/reg_file_inst/r1_3"
        BEL "CPU_inst/reg_file_inst/r1_2" BEL "CPU_inst/reg_file_inst/r1_1"
        BEL "CPU_inst/reg_file_inst/r1_0" BEL "CPU_inst/reg_file_inst/r2_13"
        BEL "CPU_inst/reg_file_inst/r2_15" BEL "CPU_inst/reg_file_inst/r2_14"
        BEL "CPU_inst/reg_file_inst/r2_12" BEL "CPU_inst/reg_file_inst/r2_11"
        BEL "CPU_inst/reg_file_inst/r2_10" BEL "CPU_inst/reg_file_inst/r2_9"
        BEL "CPU_inst/reg_file_inst/r2_6" BEL "CPU_inst/reg_file_inst/r2_8"
        BEL "CPU_inst/reg_file_inst/r2_7" BEL "CPU_inst/reg_file_inst/r2_5"
        BEL "CPU_inst/reg_file_inst/r2_4" BEL "CPU_inst/reg_file_inst/r2_3"
        BEL "CPU_inst/reg_file_inst/r2_2" BEL "CPU_inst/reg_file_inst/r3_15"
        BEL "CPU_inst/reg_file_inst/r2_1" BEL "CPU_inst/reg_file_inst/r2_0"
        BEL "CPU_inst/reg_file_inst/r3_14" BEL "CPU_inst/reg_file_inst/r3_13"
        BEL "CPU_inst/reg_file_inst/r3_12" BEL "CPU_inst/reg_file_inst/r3_11"
        BEL "CPU_inst/reg_file_inst/r3_8" BEL "CPU_inst/reg_file_inst/r3_10"
        BEL "CPU_inst/reg_file_inst/r3_9" BEL "CPU_inst/reg_file_inst/r3_7"
        BEL "CPU_inst/reg_file_inst/r3_6" BEL "CPU_inst/reg_file_inst/r3_5"
        BEL "CPU_inst/reg_file_inst/r3_4" BEL "CPU_inst/reg_file_inst/r3_1"
        BEL "CPU_inst/reg_file_inst/r3_3" BEL "CPU_inst/reg_file_inst/r3_2"
        BEL "CPU_inst/reg_file_inst/r3_0" BEL "CPU_inst/reg_file_inst/r4_15"
        BEL "CPU_inst/reg_file_inst/r4_14" BEL "CPU_inst/reg_file_inst/r4_13"
        BEL "CPU_inst/reg_file_inst/r4_10" BEL "CPU_inst/reg_file_inst/r4_12"
        BEL "CPU_inst/reg_file_inst/r4_11" BEL "CPU_inst/reg_file_inst/r4_9"
        BEL "CPU_inst/reg_file_inst/r4_8" BEL "CPU_inst/reg_file_inst/r4_7"
        BEL "CPU_inst/reg_file_inst/r4_6" BEL "CPU_inst/reg_file_inst/r4_3"
        BEL "CPU_inst/reg_file_inst/r4_5" BEL "CPU_inst/reg_file_inst/r4_4"
        BEL "CPU_inst/reg_file_inst/r4_2" BEL "CPU_inst/reg_file_inst/r4_1"
        BEL "CPU_inst/reg_file_inst/r4_0" BEL "CPU_inst/reg_file_inst/r5_15"
        BEL "CPU_inst/reg_file_inst/r5_12" BEL "CPU_inst/reg_file_inst/r5_14"
        BEL "CPU_inst/reg_file_inst/r5_13" BEL "CPU_inst/reg_file_inst/r5_11"
        BEL "CPU_inst/reg_file_inst/r5_10" BEL "CPU_inst/reg_file_inst/r5_9"
        BEL "CPU_inst/reg_file_inst/r5_8" BEL "CPU_inst/reg_file_inst/r5_5"
        BEL "CPU_inst/reg_file_inst/r5_7" BEL "CPU_inst/reg_file_inst/r5_6"
        BEL "CPU_inst/reg_file_inst/r5_4" BEL "CPU_inst/reg_file_inst/r5_3"
        BEL "CPU_inst/reg_file_inst/r5_2" BEL "CPU_inst/reg_file_inst/r5_1"
        BEL "CPU_inst/reg_file_inst/r6_14" BEL "CPU_inst/reg_file_inst/r5_0"
        BEL "CPU_inst/reg_file_inst/r6_15" BEL "CPU_inst/reg_file_inst/r6_11"
        BEL "CPU_inst/reg_file_inst/r6_13" BEL "CPU_inst/reg_file_inst/r6_12"
        BEL "CPU_inst/reg_file_inst/r6_8" BEL "CPU_inst/reg_file_inst/r6_10"
        BEL "CPU_inst/reg_file_inst/r6_9" BEL "CPU_inst/reg_file_inst/r6_7"
        BEL "CPU_inst/reg_file_inst/r6_6" BEL "CPU_inst/reg_file_inst/r6_5"
        BEL "CPU_inst/reg_file_inst/r6_4" BEL "CPU_inst/reg_file_inst/r6_1"
        BEL "CPU_inst/reg_file_inst/r6_3" BEL "CPU_inst/reg_file_inst/r6_2"
        BEL "CPU_inst/reg_file_inst/r6_0" BEL "CPU_inst/reg_file_inst/r7_15"
        BEL "CPU_inst/reg_file_inst/r7_14" BEL "CPU_inst/reg_file_inst/r7_13"
        BEL "CPU_inst/reg_file_inst/r7_10" BEL "CPU_inst/reg_file_inst/r7_12"
        BEL "CPU_inst/reg_file_inst/r7_11" BEL "CPU_inst/reg_file_inst/r7_9"
        BEL "CPU_inst/reg_file_inst/r7_8" BEL "CPU_inst/reg_file_inst/r7_7"
        BEL "CPU_inst/reg_file_inst/r7_6" BEL "CPU_inst/reg_file_inst/r7_3"
        BEL "CPU_inst/reg_file_inst/r7_5" BEL "CPU_inst/reg_file_inst/r7_4"
        BEL "CPU_inst/reg_file_inst/r7_2" BEL "CPU_inst/reg_file_inst/r7_1"
        BEL "CPU_inst/reg_file_inst/r7_0" BEL "CPU_inst/reg_file_inst/r8_15"
        BEL "CPU_inst/reg_file_inst/r8_12" BEL "CPU_inst/reg_file_inst/r8_14"
        BEL "CPU_inst/reg_file_inst/r8_13" BEL "CPU_inst/reg_file_inst/r8_11"
        BEL "CPU_inst/reg_file_inst/r8_10" BEL "CPU_inst/reg_file_inst/r8_9"
        BEL "CPU_inst/reg_file_inst/r8_8" BEL "CPU_inst/reg_file_inst/r8_5"
        BEL "CPU_inst/reg_file_inst/r8_7" BEL "CPU_inst/reg_file_inst/r8_6"
        BEL "CPU_inst/reg_file_inst/r8_4" BEL "CPU_inst/reg_file_inst/r8_3"
        BEL "CPU_inst/reg_file_inst/r8_2" BEL "CPU_inst/reg_file_inst/r8_1"
        BEL "CPU_inst/reg_file_inst/r9_14" BEL "CPU_inst/reg_file_inst/r8_0"
        BEL "CPU_inst/reg_file_inst/r9_15" BEL "CPU_inst/reg_file_inst/r9_13"
        BEL "CPU_inst/reg_file_inst/r9_12" BEL "CPU_inst/reg_file_inst/r9_11"
        BEL "CPU_inst/reg_file_inst/r9_10" BEL "CPU_inst/reg_file_inst/r9_7"
        BEL "CPU_inst/reg_file_inst/r9_9" BEL "CPU_inst/reg_file_inst/r9_8"
        BEL "CPU_inst/reg_file_inst/r9_4" BEL "CPU_inst/reg_file_inst/r9_6"
        BEL "CPU_inst/reg_file_inst/r9_5" BEL "CPU_inst/reg_file_inst/r9_1"
        BEL "CPU_inst/reg_file_inst/r9_3" BEL "CPU_inst/reg_file_inst/r9_2"
        BEL "CPU_inst/reg_file_inst/r9_0" BEL "CPU_inst/reg_file_inst/r10_15"
        BEL "CPU_inst/reg_file_inst/r10_14" BEL
        "CPU_inst/reg_file_inst/r10_13" BEL "CPU_inst/reg_file_inst/r10_10"
        BEL "CPU_inst/reg_file_inst/r10_12" BEL
        "CPU_inst/reg_file_inst/r10_11" BEL "CPU_inst/reg_file_inst/r10_9" BEL
        "CPU_inst/reg_file_inst/r10_8" BEL "CPU_inst/reg_file_inst/r10_7" BEL
        "CPU_inst/reg_file_inst/r10_6" BEL "CPU_inst/reg_file_inst/r10_3" BEL
        "CPU_inst/reg_file_inst/r10_5" BEL "CPU_inst/reg_file_inst/r10_4" BEL
        "CPU_inst/reg_file_inst/r10_2" BEL "CPU_inst/reg_file_inst/r10_1" BEL
        "CPU_inst/reg_file_inst/r10_0" BEL "CPU_inst/reg_file_inst/r11_15" BEL
        "CPU_inst/reg_file_inst/r11_12" BEL "CPU_inst/reg_file_inst/r11_14"
        BEL "CPU_inst/reg_file_inst/r11_13" BEL
        "CPU_inst/reg_file_inst/r11_11" BEL "CPU_inst/reg_file_inst/r11_10"
        BEL "CPU_inst/reg_file_inst/r11_9" BEL "CPU_inst/reg_file_inst/r11_8"
        BEL "CPU_inst/reg_file_inst/r11_5" BEL "CPU_inst/reg_file_inst/r11_7"
        BEL "CPU_inst/reg_file_inst/r11_6" BEL "CPU_inst/reg_file_inst/r11_4"
        BEL "CPU_inst/reg_file_inst/r11_3" BEL "CPU_inst/reg_file_inst/r11_2"
        BEL "CPU_inst/reg_file_inst/r11_1" BEL "CPU_inst/reg_file_inst/r12_14"
        BEL "CPU_inst/reg_file_inst/r11_0" BEL "CPU_inst/reg_file_inst/r12_15"
        BEL "CPU_inst/reg_file_inst/r12_13" BEL
        "CPU_inst/reg_file_inst/r12_12" BEL "CPU_inst/reg_file_inst/r12_11"
        BEL "CPU_inst/reg_file_inst/r12_10" BEL "CPU_inst/reg_file_inst/r12_7"
        BEL "CPU_inst/reg_file_inst/r12_9" BEL "CPU_inst/reg_file_inst/r12_8"
        BEL "CPU_inst/reg_file_inst/r12_6" BEL "CPU_inst/reg_file_inst/r12_5"
        BEL "CPU_inst/reg_file_inst/r12_4" BEL "CPU_inst/reg_file_inst/r12_3"
        BEL "CPU_inst/reg_file_inst/r12_0" BEL "CPU_inst/reg_file_inst/r12_2"
        BEL "CPU_inst/reg_file_inst/r12_1" BEL "CPU_inst/reg_file_inst/r13_13"
        BEL "CPU_inst/reg_file_inst/r13_15" BEL
        "CPU_inst/reg_file_inst/r13_14" BEL "CPU_inst/reg_file_inst/r13_10"
        BEL "CPU_inst/reg_file_inst/r13_12" BEL
        "CPU_inst/reg_file_inst/r13_11" BEL "CPU_inst/reg_file_inst/r13_9" BEL
        "CPU_inst/reg_file_inst/r13_8" BEL "CPU_inst/reg_file_inst/r13_7" BEL
        "CPU_inst/reg_file_inst/r13_6" BEL "CPU_inst/reg_file_inst/r13_3" BEL
        "CPU_inst/reg_file_inst/r13_5" BEL "CPU_inst/reg_file_inst/r13_4" BEL
        "CPU_inst/reg_file_inst/r13_2" BEL "CPU_inst/reg_file_inst/r13_1" BEL
        "CPU_inst/reg_file_inst/r13_0" BEL "CPU_inst/reg_file_inst/r14_15" BEL
        "CPU_inst/reg_file_inst/r14_12" BEL "CPU_inst/reg_file_inst/r14_14"
        BEL "CPU_inst/reg_file_inst/r14_13" BEL
        "CPU_inst/reg_file_inst/r14_11" BEL "CPU_inst/reg_file_inst/r14_10"
        BEL "CPU_inst/reg_file_inst/r14_9" BEL "CPU_inst/reg_file_inst/r14_8"
        BEL "CPU_inst/reg_file_inst/r14_5" BEL "CPU_inst/reg_file_inst/r14_7"
        BEL "CPU_inst/reg_file_inst/r14_6" BEL "CPU_inst/reg_file_inst/r14_4"
        BEL "CPU_inst/reg_file_inst/r14_3" BEL "CPU_inst/reg_file_inst/r14_2"
        BEL "CPU_inst/reg_file_inst/r14_1" BEL "CPU_inst/reg_file_inst/r15_14"
        BEL "CPU_inst/reg_file_inst/r14_0" BEL "CPU_inst/reg_file_inst/r15_15"
        BEL "CPU_inst/reg_file_inst/r15_13" BEL
        "CPU_inst/reg_file_inst/r15_12" BEL "CPU_inst/reg_file_inst/r15_11"
        BEL "CPU_inst/reg_file_inst/r15_10" BEL "CPU_inst/reg_file_inst/r15_7"
        BEL "CPU_inst/reg_file_inst/r15_9" BEL "CPU_inst/reg_file_inst/r15_8"
        BEL "CPU_inst/reg_file_inst/r15_6" BEL "CPU_inst/reg_file_inst/r15_5"
        BEL "CPU_inst/reg_file_inst/r15_4" BEL "CPU_inst/reg_file_inst/r15_3"
        BEL "CPU_inst/reg_file_inst/r15_0" BEL "CPU_inst/reg_file_inst/r15_2"
        BEL "CPU_inst/reg_file_inst/r15_1" BEL
        "CPU_inst/reg_file_inst/aux0_15" BEL "CPU_inst/reg_file_inst/aux0_14"
        BEL "CPU_inst/reg_file_inst/aux0_13" BEL
        "CPU_inst/reg_file_inst/aux0_12" BEL "CPU_inst/reg_file_inst/aux0_9"
        BEL "CPU_inst/reg_file_inst/aux0_11" BEL
        "CPU_inst/reg_file_inst/aux0_10" BEL "CPU_inst/reg_file_inst/aux0_8"
        BEL "CPU_inst/reg_file_inst/aux0_7" BEL
        "CPU_inst/reg_file_inst/aux0_6" BEL "CPU_inst/reg_file_inst/aux0_5"
        BEL "CPU_inst/reg_file_inst/aux0_2" BEL
        "CPU_inst/reg_file_inst/aux0_4" BEL "CPU_inst/reg_file_inst/aux0_3"
        BEL "CPU_inst/reg_file_inst/aux0_1" BEL
        "CPU_inst/reg_file_inst/aux0_0" BEL "CPU_inst/reg_file_inst/aux1_15"
        BEL "CPU_inst/reg_file_inst/aux1_14" BEL
        "CPU_inst/reg_file_inst/aux1_11" BEL "CPU_inst/reg_file_inst/aux1_13"
        BEL "CPU_inst/reg_file_inst/aux1_12" BEL
        "CPU_inst/reg_file_inst/aux1_10" BEL "CPU_inst/reg_file_inst/aux1_9"
        BEL "CPU_inst/reg_file_inst/aux1_8" BEL
        "CPU_inst/reg_file_inst/aux1_7" BEL "CPU_inst/reg_file_inst/aux1_4"
        BEL "CPU_inst/reg_file_inst/aux1_6" BEL
        "CPU_inst/reg_file_inst/aux1_5" BEL "CPU_inst/reg_file_inst/aux1_3"
        BEL "CPU_inst/reg_file_inst/aux1_2" BEL
        "CPU_inst/reg_file_inst/aux1_1" BEL "CPU_inst/reg_file_inst/aux1_0"
        BEL "CPU_inst/reg_file_inst/aux2_13" BEL
        "CPU_inst/reg_file_inst/aux2_15" BEL "CPU_inst/reg_file_inst/aux2_14"
        BEL "CPU_inst/reg_file_inst/aux2_12" BEL
        "CPU_inst/reg_file_inst/aux2_11" BEL "CPU_inst/reg_file_inst/aux2_10"
        BEL "CPU_inst/reg_file_inst/aux2_9" BEL
        "CPU_inst/reg_file_inst/aux2_6" BEL "CPU_inst/reg_file_inst/aux2_8"
        BEL "CPU_inst/reg_file_inst/aux2_7" BEL
        "CPU_inst/reg_file_inst/aux2_5" BEL "CPU_inst/reg_file_inst/aux2_4"
        BEL "CPU_inst/reg_file_inst/aux2_3" BEL
        "CPU_inst/reg_file_inst/aux2_2" BEL "CPU_inst/reg_file_inst/aux3_15"
        BEL "CPU_inst/reg_file_inst/aux2_1" BEL
        "CPU_inst/reg_file_inst/aux2_0" BEL "CPU_inst/reg_file_inst/aux3_14"
        BEL "CPU_inst/reg_file_inst/aux3_13" BEL
        "CPU_inst/reg_file_inst/aux3_12" BEL "CPU_inst/reg_file_inst/aux3_11"
        BEL "CPU_inst/reg_file_inst/aux3_8" BEL
        "CPU_inst/reg_file_inst/aux3_10" BEL "CPU_inst/reg_file_inst/aux3_9"
        BEL "CPU_inst/reg_file_inst/aux3_7" BEL
        "CPU_inst/reg_file_inst/aux3_6" BEL "CPU_inst/reg_file_inst/aux3_5"
        BEL "CPU_inst/reg_file_inst/aux3_4" BEL
        "CPU_inst/reg_file_inst/aux3_1" BEL "CPU_inst/reg_file_inst/aux3_3"
        BEL "CPU_inst/reg_file_inst/aux3_2" BEL
        "CPU_inst/reg_file_inst/dal_14" BEL "CPU_inst/reg_file_inst/aux3_0"
        BEL "CPU_inst/reg_file_inst/dal_15" BEL
        "CPU_inst/reg_file_inst/dal_11" BEL "CPU_inst/reg_file_inst/dal_13"
        BEL "CPU_inst/reg_file_inst/dal_12" BEL
        "CPU_inst/reg_file_inst/dal_10" BEL "CPU_inst/reg_file_inst/dal_9" BEL
        "CPU_inst/reg_file_inst/dal_8" BEL "CPU_inst/reg_file_inst/dal_7" BEL
        "CPU_inst/reg_file_inst/dal_4" BEL "CPU_inst/reg_file_inst/dal_6" BEL
        "CPU_inst/reg_file_inst/dal_5" BEL "CPU_inst/reg_file_inst/dal_3" BEL
        "CPU_inst/reg_file_inst/dal_2" BEL "CPU_inst/reg_file_inst/dal_1" BEL
        "CPU_inst/reg_file_inst/dal_0" BEL "CPU_inst/reg_file_inst/dah_13" BEL
        "CPU_inst/reg_file_inst/dah_15" BEL "CPU_inst/reg_file_inst/dah_14"
        BEL "CPU_inst/reg_file_inst/dah_12" BEL
        "CPU_inst/reg_file_inst/dah_11" BEL "CPU_inst/reg_file_inst/dah_10"
        BEL "CPU_inst/reg_file_inst/dah_9" BEL "CPU_inst/reg_file_inst/dah_6"
        BEL "CPU_inst/reg_file_inst/dah_8" BEL "CPU_inst/reg_file_inst/dah_7"
        BEL "CPU_inst/reg_file_inst/dah_5" BEL "CPU_inst/reg_file_inst/dah_4"
        BEL "CPU_inst/reg_file_inst/dah_3" BEL "CPU_inst/reg_file_inst/dah_2"
        BEL "CPU_inst/reg_file_inst/ial_15" BEL "CPU_inst/reg_file_inst/dah_1"
        BEL "CPU_inst/reg_file_inst/dah_0" BEL "CPU_inst/reg_file_inst/ial_14"
        BEL "CPU_inst/reg_file_inst/ial_13" BEL
        "CPU_inst/reg_file_inst/ial_12" BEL "CPU_inst/reg_file_inst/ial_11"
        BEL "CPU_inst/reg_file_inst/ial_8" BEL "CPU_inst/reg_file_inst/ial_10"
        BEL "CPU_inst/reg_file_inst/ial_9" BEL "CPU_inst/reg_file_inst/ial_7"
        BEL "CPU_inst/reg_file_inst/ial_6" BEL "CPU_inst/reg_file_inst/ial_5"
        BEL "CPU_inst/reg_file_inst/ial_4" BEL "CPU_inst/reg_file_inst/ial_1"
        BEL "CPU_inst/reg_file_inst/ial_3" BEL "CPU_inst/reg_file_inst/ial_2"
        BEL "CPU_inst/reg_file_inst/ial_0" BEL "CPU_inst/reg_file_inst/cal_15"
        BEL "CPU_inst/reg_file_inst/cal_14" BEL
        "CPU_inst/reg_file_inst/cal_13" BEL "CPU_inst/reg_file_inst/cal_10"
        BEL "CPU_inst/reg_file_inst/cal_12" BEL
        "CPU_inst/reg_file_inst/cal_11" BEL "CPU_inst/reg_file_inst/cal_7" BEL
        "CPU_inst/reg_file_inst/cal_9" BEL "CPU_inst/reg_file_inst/cal_8" BEL
        "CPU_inst/reg_file_inst/cal_4" BEL "CPU_inst/reg_file_inst/cal_6" BEL
        "CPU_inst/reg_file_inst/cal_5" BEL "CPU_inst/reg_file_inst/cal_3" BEL
        "CPU_inst/reg_file_inst/cal_2" BEL "CPU_inst/reg_file_inst/cal_1" BEL
        "CPU_inst/reg_file_inst/cal_0" BEL "CPU_inst/reg_file_inst/cah_13" BEL
        "CPU_inst/reg_file_inst/cah_15" BEL "CPU_inst/reg_file_inst/cah_14"
        BEL "CPU_inst/reg_file_inst/cah_12" BEL
        "CPU_inst/reg_file_inst/cah_11" BEL "CPU_inst/reg_file_inst/cah_10"
        BEL "CPU_inst/reg_file_inst/cah_9" BEL "CPU_inst/reg_file_inst/cah_6"
        BEL "CPU_inst/reg_file_inst/cah_8" BEL "CPU_inst/reg_file_inst/cah_7"
        BEL "CPU_inst/reg_file_inst/cah_5" BEL "CPU_inst/reg_file_inst/cah_4"
        BEL "CPU_inst/reg_file_inst/cah_3" BEL "CPU_inst/reg_file_inst/cah_2"
        BEL "CPU_inst/reg_file_inst/ral_15" BEL "CPU_inst/reg_file_inst/cah_1"
        BEL "CPU_inst/reg_file_inst/cah_0" BEL "CPU_inst/reg_file_inst/ral_14"
        BEL "CPU_inst/reg_file_inst/ral_13" BEL
        "CPU_inst/reg_file_inst/ral_12" BEL "CPU_inst/reg_file_inst/ral_11"
        BEL "CPU_inst/reg_file_inst/ral_8" BEL "CPU_inst/reg_file_inst/ral_10"
        BEL "CPU_inst/reg_file_inst/ral_9" BEL "CPU_inst/reg_file_inst/ral_7"
        BEL "CPU_inst/reg_file_inst/ral_6" BEL "CPU_inst/reg_file_inst/ral_5"
        BEL "CPU_inst/reg_file_inst/ral_4" BEL "CPU_inst/reg_file_inst/ral_1"
        BEL "CPU_inst/reg_file_inst/ral_3" BEL "CPU_inst/reg_file_inst/ral_2"
        BEL "CPU_inst/reg_file_inst/ral_0" BEL "CPU_inst/reg_file_inst/rah_15"
        BEL "CPU_inst/reg_file_inst/rah_14" BEL
        "CPU_inst/reg_file_inst/rah_13" BEL "CPU_inst/reg_file_inst/rah_10"
        BEL "CPU_inst/reg_file_inst/rah_12" BEL
        "CPU_inst/reg_file_inst/rah_11" BEL "CPU_inst/reg_file_inst/rah_9" BEL
        "CPU_inst/reg_file_inst/rah_8" BEL "CPU_inst/reg_file_inst/rah_7" BEL
        "CPU_inst/reg_file_inst/rah_6" BEL "CPU_inst/reg_file_inst/rah_3" BEL
        "CPU_inst/reg_file_inst/rah_5" BEL "CPU_inst/reg_file_inst/rah_4" BEL
        "CPU_inst/reg_file_inst/rah_0" BEL "CPU_inst/reg_file_inst/rah_2" BEL
        "CPU_inst/reg_file_inst/rah_1" BEL "CPU_inst/reg_file_inst/a_reg_0"
        BEL "CPU_inst/reg_file_inst/a_reg_1" BEL
        "CPU_inst/reg_file_inst/a_reg_2" BEL "CPU_inst/reg_file_inst/a_reg_3"
        BEL "CPU_inst/reg_file_inst/a_reg_4" BEL
        "CPU_inst/reg_file_inst/a_reg_5" BEL "CPU_inst/reg_file_inst/a_reg_6"
        BEL "CPU_inst/reg_file_inst/a_reg_7" BEL
        "CPU_inst/reg_file_inst/a_reg_8" BEL "CPU_inst/reg_file_inst/a_reg_9"
        BEL "CPU_inst/reg_file_inst/a_reg_10" BEL
        "CPU_inst/reg_file_inst/a_reg_11" BEL
        "CPU_inst/reg_file_inst/a_reg_12" BEL
        "CPU_inst/reg_file_inst/a_reg_13" BEL
        "CPU_inst/reg_file_inst/a_reg_14" BEL
        "CPU_inst/reg_file_inst/a_reg_15" BEL "CPU_inst/alu_op1_0" BEL
        "CPU_inst/alu_op1_1" BEL "CPU_inst/alu_op1_2" BEL "CPU_inst/alu_op1_3"
        BEL "CPU_inst/dest_waddr2_2" BEL "CPU_inst/dest_waddr2_1" BEL
        "CPU_inst/H_en2" BEL "CPU_inst/dest_waddr1_2" BEL
        "CPU_inst/dest_waddr1_1" BEL "CPU_inst/H_en1" BEL "CPU_inst/L_en2" BEL
        "CPU_inst/IO_select2" BEL "CPU_inst/data_select2" BEL
        "CPU_inst/address_select2" BEL "CPU_inst/IO_wren2" BEL
        "CPU_inst/data_wren2" BEL "CPU_inst/regf_wren2" BEL
        "CPU_inst/prev_interrupt" BEL "CPU_inst/set_cc" BEL
        "CPU_inst/I_field1_4" BEL "CPU_inst/I_field1_3" BEL
        "CPU_inst/I_field1_2" BEL "CPU_inst/I_field1_1" BEL
        "CPU_inst/I_field1_0" BEL "CPU_inst/L_en1" BEL "CPU_inst/extend_flush"
        BEL "CPU_inst/take_brx_hold" BEL "CPU_inst/take_brx1" BEL
        "CPU_inst/pc_ret1" BEL "CPU_inst/take_jmp_hold" BEL
        "CPU_inst/pc_ret_hold" BEL "CPU_inst/take_jmp1" BEL
        "CPU_inst/data_select1" BEL "CPU_inst/IO_select1" BEL
        "CPU_inst/address_select1" BEL "CPU_inst/IO_wren1" BEL
        "CPU_inst/data_wren1" BEL "CPU_inst/regf_wren1" BEL
        "CPU_inst/prev_int_rq" BEL "CPU_inst/reset_hold" BEL
        "CPU_inst/DIO_in_7" BEL "CPU_inst/DIO_in_6" BEL "CPU_inst/DIO_in_5"
        BEL "CPU_inst/DIO_in_4" BEL "CPU_inst/DIO_in_3" BEL
        "CPU_inst/DIO_in_2" BEL "CPU_inst/DIO_in_1" BEL "CPU_inst/DIO_in_0"
        BEL "CPU_inst/interrupt" BEL "keyboard_inst/ps2_host_inst/tx_ready"
        BEL "CPU_inst/PC_inst/prev_branch_taken" BEL
        "CPU_inst/reg_file_inst/dio_read" BEL "CPU_inst/DIO_in_15" BEL
        "CPU_inst/DIO_in_14" BEL "CPU_inst/DIO_in_13" BEL "CPU_inst/DIO_in_12"
        BEL "CPU_inst/DIO_in_11" BEL "CPU_inst/DIO_in_10" BEL
        "CPU_inst/DIO_in_9" BEL "CPU_inst/DIO_in_8" BEL
        "CPU_inst/dest_waddr2_1_1" BEL "CPU_inst/dest_waddr2_2_1" BEL
        "memory_controller_inst/shared_data_15" BEL
        "memory_controller_inst/shared_data_14" BEL
        "memory_controller_inst/shared_data_13" BEL
        "memory_controller_inst/shared_data_12" BEL
        "memory_controller_inst/shared_data_11" BEL
        "memory_controller_inst/shared_data_10" BEL
        "memory_controller_inst/shared_data_9" BEL
        "memory_controller_inst/shared_data_8" BEL
        "memory_controller_inst/shared_data_7" BEL
        "memory_controller_inst/shared_data_6" BEL
        "memory_controller_inst/shared_data_5" BEL
        "memory_controller_inst/shared_data_4" BEL
        "memory_controller_inst/shared_data_3" BEL
        "memory_controller_inst/shared_data_2" BEL
        "memory_controller_inst/shared_data_1" BEL
        "memory_controller_inst/shared_data_0" BEL
        "keyboard_inst/ps2_host_inst/Mshreg_ps2_data_s/SRL16E" BEL
        "keyboard_inst/ps2_host_inst/ps2_data_s" BEL
        "keyboard_inst/ps2_host_inst/Mshreg_ps2_clk_s/SRL16E" BEL
        "keyboard_inst/ps2_host_inst/ps2_clk_s" BEL
        "CPU_inst/Mshreg_dest_waddr2_0/SRL16E" BEL "CPU_inst/dest_waddr2_0"
        BEL "CPU_inst/Mshreg_dest_waddr2_4/SRL16E" BEL
        "CPU_inst/dest_waddr2_4" BEL "CPU_inst/Mshreg_dest_waddr2_3/SRL16E"
        BEL "CPU_inst/dest_waddr2_3" PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A_pins<15>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B_pins<15>"
        BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0"
        BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1"
        BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2"
        BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram.A_pins<12>"
        PIN
        "main_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram.B_pins<12>"
        BEL "PLL_inst/CLK0_BUFG_INST.GCLKMUX" BEL "PLL_inst/CLK0_BUFG_INST";
PIN PLL_inst/DCM_SP_INST_pins<3> = BEL "PLL_inst/DCM_SP_INST" PINNAME CLKIN;
TIMEGRP sys_clk = PIN "PLL_inst/DCM_SP_INST_pins<3>";
TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" TS_sys_clk HIGH 50%;
TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" TS_sys_clk / 2
        HIGH 50%;
SCHEMATIC END;

