
//-------- DO NOT EDIT THIS FILE --------
//
// FILE WAS GENERATED AUTOMATICALY USING AMISDL v7.04.0265 (Jun 4 2018,14:47:42)
//
//-------- DO NOT EDIT THIS FILE --------
//****************************************************************************
//****************************************************************************
//**                                                                        **
//**         (C)Copyright 1985 - 2018, American Megatrends, Inc.            **
//**                                                                        **
//**                          All Rights Reserved.                          **
//**                                                                        **
//**                    5555 Oakbrook Pkwy, Norcross, GA 30092              **
//**                                                                        **
//**                          Phone (770)-246-8600                          **
//**                                                                        **
//****************************************************************************
//****************************************************************************
#if !defined(_TOKEN_SDL_H)
#define _TOKEN_SDL_H

#define AMI_COMPATIBILITY_PKG_VERSION	0x1d
#define TRACE_PEICORE_BITMASK	DEBUG_ERROR
#define TRACE_DXEIPL_BITMASK	DEBUG_ERROR
#define TRACE_PEI_CHIPSET_BITMASK	DEBUG_ERROR
#define TRACE_PEI_PLATFORM_BITMASK	DEBUG_ERROR
#define TRACE_PEI_CPU_BITMASK	DEBUG_ERROR
#define TRACE_DXE_CORE_BITMASK	DEBUG_ERROR
#define TRACE_DXE_CHIPSET_BITMASK	DEBUG_ERROR
#define TRACE_DXE_PLATFORM_BITMASK	DEBUG_ERROR
#define TRACE_DXE_CPU_BITMASK	DEBUG_ERROR
#define TRACE_CSM_BITMASK	DEBUG_ERROR
#define TRACE_USB_BITMASK	DEBUG_ERROR
#define FLASH_BASE	0xffa00000
#define FV_MAIN_BASE	0xffa50000
#define FV_MAIN_BLOCKS	0x2d0
#define NVRAM_ADDRESS	0xffa00000
#define NVRAM_BLOCKS	0x20
#define DEFAULT_BOOT_TIMEOUT	0x1
#define SUPPORT_ZERO_BOOT_TIMEOUT	0
#define CORE_BUILD_NUMBER	0xe
#define CORE_COMBINED_VERSION	0x5000e
#define CORE_MAJOR_VERSION	0x5
#define AMI_PKG_VERSION	0x18
#define CORE_VENDOR	American Megatrends
#define NVRAM_OFFSET	0x0
#define EXTERNAL_DMA_CAPABLE_DEVICES_SUPPORT	0
#define AMI_MODULE_PKG_VERSION	0x2c
#define MDE_PKG_VERSION	0xf
#define INTEL_FRAMEWORK_MODULE_PKG_VERSION	0xa
#define STRING_STATUS_SUPPORT	1
#define SERIAL_STATUS_SUPPORT	1
#define SERIAL_CHECKPOINT_ENABLE	0
#define RUNTIME_TRACE_SUPPORT	1
#define DATAHUB_STATUS_SUPPORT	1
#define CONOUT_CHECKPOINTS_SUPPORT	1
#define CON_OUT_CHECKPOINTS_IN_QUIET_MODE	1
#define CHECKPOINT_PROGRESS_CODES_MAP	ProgressCheckpointMap
#define CHECKPOINT_ERROR_CODES_MAP	ErrorCheckpointMap
#define BEEP_PROGRESS_CODES_MAP	ProgressBeepMap
#define BEEP_ERROR_CODES_MAP	ErrorBeepMap
#define DETAILED_ERROR_MESSAGES	1
#define STATUS_CODE_VERSION	0x13
#define PEI_DEBUG_SERVICE_PRINT_GATE	NullDebugServicePrintGate
#define DXE_RT_DEBUG_SERVICE_PRINT_GATE	NullDebugServicePrintGate
#define SMM_DEBUG_SERVICE_PRINT_GATE	NullDebugServicePrintGate
#define PEI_DEBUG_SERVICE_ASSERT_GATE	NullDebugServiceAssertGate
#define DXE_RT_DEBUG_SERVICE_ASSERT_GATE	NullDebugServiceAssertGate
#define SMM_DEBUG_SERVICE_ASSERT_GATE	NullDebugServiceAssertGate
#define BBS_USB_DEVICE_TYPE_SUPPORT	0
#define BBS_NETWORK_DEVICE_TYPE_SUPPORT	0
#define GROUP_BOOT_OPTIONS_BY_TAG	1
#define FW_ORPHAN_BOOT_OPTIONS_POLICY	ORPHAN_BOOT_OPTIONS_POLICY_DELETE
#define NON_FW_ORPHAN_BOOT_OPTIONS_POLICY	ORPHAN_BOOT_OPTIONS_POLICY_HIDE
#define ORPHAN_GROUP_HEADERS_POLICY	ORPHAN_BOOT_OPTIONS_POLICY_DELETE
#define NORMALIZE_BOOT_OPTION_NAME	1
#define NORMALIZE_BOOT_OPTION_DEVICE_PATH	1
#define BOOT_OPTION_TAG_PRIORITIES	BoTagEmbeddedShell, BoTagUefi, BoTagLegacyCdrom, BoTagLegacyHardDisk, BoTagLegacyFloppy, BoTagLegacyEmbedNetwork
#define BOOT_OPTION_NAME_PREFIX_FUNCTION	ConstructBootOptionNamePrefixDefault
#define BOOT_OPTION_NAME_SUFFIX_FUNCTION	ConstructBootOptionNameSuffixDefault
#define BOOT_OPTION_GET_BBS_ENTRY_DEVICE_TYPE_FUNCTION	GetBbsEntryDeviceTypeDefault
#define MATCH_BOOT_OPTION_BY_DEVICE	1
#define BDS_UPDATE_MEMORY_USAGE_INFORMATION_FUNCTION	UpdateMemoryUsageInformationDefault
#define REPORT_NO_CON_OUT_ERROR	1
#define REPORT_NO_CON_IN_ERROR	1
#define GC_COLOR_BLACK	0,0,0
#define GC_COLOR_BLUE	0x98,0,0
#define GC_COLOR_GREEN	0,0x98,0
#define GC_COLOR_CYAN	0x98,0x98,0
#define GC_COLOR_RED	0,0,0x98
#define GC_COLOR_MAGENTA	0x98,0,0x98
#define GC_COLOR_BROWN	0x0,0x40,0x80
#define GC_COLOR_LIGHTGRAY	0x98,0x98,0x98
#define GC_COLOR_DARKGRAY	0x10,0x10,0x10
#define GC_COLOR_LIGHTBLUE	0xFF,0x10,0x10
#define GC_COLOR_LIGHTGREEN	0x10,0xFF,0x10
#define GC_COLOR_LIGHTCYAN	0xFF,0xFF,0xE0
#define GC_COLOR_LIGHTRED	0x10,0x10,0xFF 
#define GC_COLOR_LIGHTMAGENTA	0xF0,0x10,0xFF
#define GC_COLOR_YELLOW	0x10,0xFF,0xFF
#define GC_COLOR_WHITE	0xFF,0xFF,0xFF
#define GC_MODE0	{ 0, 80, 25, 800, 600 }
#define GC_MODE1	{ 1, 80, 50, 1280, 1024 }
#define GC_MODE2	{ 2, 100, 31, 800, 600 }
#define GC_MODE3	{ 3, MAX_RES, MAX_RES, MAX_RES, MAX_RES }
#define GC_MODE_LIST	{ 0, 80, 25, 800, 600 }, { 1, 80, 50, 1280, 1024 }, { 2, 100, 31, 800, 600 }, { 3, MAX_RES, MAX_RES, MAX_RES, MAX_RES }
#define GC_INITIAL_MODE	0x0
#define NVRAM_VERSION	0xe
#define MANUFACTURING_MODE_SUPPORT	0
#define NV_SIMULATION	0
#define NVRAM_HEADER_SIZE	0x90
#define FAULT_TOLERANT_NVRAM_UPDATE	1
#define NVRAM_MONOTONIC_COUNTER_SUPPORT	1
#define NVRAM_RECORD_CHECKSUM_SUPPORT	0
#define NO_MMIO_FLASH_ACCESS_DURING_UPDATE	0
#define DXE_NVRAM_COMPATIBILITY_CHECKER	DxeNvramDataCompatiblityChecker
#define DISK_VERSION	0xa
#define NCT6793D_SUPPORT	1
#define SIO_SUPPORT	1
#define NCT6793D_DBG_SUPPORT	1
#define NCT6793D_RECOVERY_SUPPORT	1
#define DEBUG_LDN_UART	0x2
#define RECOVERY_COM_PORT_ADDR	0x3f8
#define RECOVERY_LDN_UART	0x2
#define NCT6793D_KEYBOARD_PRESENT	1
#define NCT6793D_MOUSE_PRESENT	1
#define NCT6793D_SERIAL_PORT1_PRESENT	1
#define NCT6793D_GPIO1_PORT_PRESENT	1
#define NCT6793D_GPIO2_PORT_PRESENT	1
#define NCT6793D_GPIO3_PORT_PRESENT	1
#define NCT6793D_GPIO4_PORT_PRESENT	1
#define NCT6793D_WDT2_PRESENT	1
#define NCT6793D_ACPI_PRESENT	1
#define NCT6793D_HWM_PRESENT	1
#define NCT6793D_CIR_PORT_PRESENT	0
#define NCT6793D_CIRWAKE_PRESENT	0
#define NCT6793D_PSOUT_PRESENT	1
#define NCT6793D_SWE_PRESENT	1
#define NCT6793D_P80_PRESENT	1
#define NCT6793D_LED_PRESENT	1
#define NCT6793D_DSLP_PRESENT	1
#define NCT6793D_LDN_SEL_REGISTER	0x7
#define NCT6793D_ACTIVATE_REGISTER	0x30
#define NCT6793D_BASE1_HI_REGISTER	0x60
#define NCT6793D_BASE1_LO_REGISTER	0x61
#define NCT6793D_BASE2_HI_REGISTER	0x62
#define NCT6793D_BASE2_LO_REGISTER	0x63
#define NCT6793D_IRQ1_REGISTER	0x70
#define NCT6793D_IRQ2_REGISTER	0x72
#define NCT6793D_DMA1_REGISTER	0x74
#define NCT6793D_DMA2_REGISTER	0x75
#define NCT6793D_LDN_LPT	0x1
#define NCT6793D_LDN_PS2K	0x5
#define NCT6793D_LDN_PS2M	0x5
#define NCT6793D_LDN_HWM	0xb
#define NCT6793D_LDN_ACPI	0xa
#define NCT6793D_LDN_GPIO1	0x7
#define NCT6793D_LDN_GPIO2	0x8
#define NCT6793D_LDN_GPIO3	0x9
#define NCT6793D_LDN_GPIO4	0xf
#define NCT6793D_LDN_WDT2	0xd
#define NCT6793D_LDN_UART1	0x2
#define NCT6793D_LDN_UART2	0x3
#define NCT6793D_LDN_CIR	0x6
#define NCT6793D_LDN_CIRWU	0xe
#define NCT6793D_LDN_PSOUT	0x11
#define NCT6793D_LDN_SWE	0x12
#define NCT6793D_LDN_P80	0x14
#define NCT6793D_LDN_LED	0x15
#define NCT6793D_LDN_DSLP	0x16
#define NCT6793D_CONFIG_MODE_ENTER_VALUE	0x87
#define NCT6793D_CONFIG_MODE_EXIT_VALUE	0xaa
#define NCT6793D_ACTIVATE_VALUE	0x1
#define NCT6793D_DEACTIVATE_VALUE	0x0
#define NCT6793D_TOTAL_BASE_ADDRESS	0xa00
#define NCT6793D_GPIO_BASE_ADDRESS	0xa00
#define NCT6793D_GPIO_LENGTH	0x10
#define IO1B	0xa00
#define IO1L	0x10
#define NCT6793D_CIRW_BASE_ADDRESS	0xa10
#define NCT6793D_CIRW_LENGTH	0x10
#define IO2B	0xa10
#define IO2L	0x10
#define NCT6793D_HWM_BASE_ADDRESS	0xa20
#define NCT6793D_HWM_LENGTH	0x10
#define NCT6793D_HWM_INDEX_PORT	0xa25
#define NCT6793D_HWM_DATA_PORT	0xa26
#define IO3B	0xa20
#define IO3L	0x10
#define NCT6793D_TSI_BASE_ADDRESS	0xa30
#define NCT6793D_TSI_LENGTH	0x10
#define IO4B	0xa30
#define IO4L	0x10
#define NCT6793D_TOTAL_LENGTH	0x40
#define NCT6793D_Hardware_monitor_SUPPORT	1
#define FLASH_VERSION	0x13
#define FLASH_ERASE_POLARITY	0x1
#define FLASH_RETRIES	0x3
#define FLASH_PART_STRING_LENGTH	0x30
#define Spansion_29GLxxx	1
#define Numonyx_256P30x	1
#define Mxic_29LVxxx	1
#define SPIFlash_SUPPORT	1
#define SST_25VFxxx	1
#define SST_25LFxxx	1
#define STM_25PExx	1
#define ATMEL_26DFxxx	1
#define Numonyx_M25P128	0
#define NUMONYX_USE_BLOCK_ERASE	0
#define BLOCK_PROTECT_ENABLE	0
#define SPI_REGISTERS	{ 0 , 4, 8, 0x10, 0xA0, 0xA1, 0xA4, 0xA6, 0xA8, 0xB4, 0xB8, 0xC4, 0xC8, 0xCC, 0xD0 }
#define SPI_FREQUENCY	0x0
#define NUMBER_CPU_SOCKETS	0x1
#define CPU_SIZE_OF_PAGED_MEMORY	0x100000000
#define CPU_MAX_MEMORY_SIZE	0x100000000
#define SW_SMI_PSTATE_CNT	0x0
#define SW_SMI_CST_CNT	0x0
#define ACPI_INFO2_PROTOCOL_PUBLISHED	1
#define LOCAL_APIC_BASE	0xfee00000
#define APIC_VERSION_REGISTER	0x30
#define SW_SMI_SAVE_MSR	0x56
#define SW_SMI_RESTORE_MSR	0x57
#define SW_SMI_S3_RESTORE_MSR_FROM_SDL	0x59
#define SMM_FROM_SMBASE_DRIVER	0x55
#define CPU_SETUP_SET_MAX_RATIO	0
#define TemporaryRamBaseAddress	0xfef00000
#define TotalTemporaryRamSize	0x40000
#define CAR_BASE_ADDRESS	0xff900000
#define CAR_TOTAL_SIZE	0x20000
#define PEI_CACHE_FLASH_ENABLED	1
#define CODE_CACHE_BASE_ADDRESS	0xffea0000
#define AmiTcgTxt	1
#define TPM_DRIVER_WAIT	0x5
#define DELAY_AMOUNT	0xa
#define PORT_TPM_IOMEMBASE	0xfed40000
#define PEI_MRC_BASE_MEMORY_TEST_ENABLE	0
#define NB_TEMPLATE_VER	0x8
#define NB_VERSION	0x1
#define NB_NUMBER_OF_HOST_BRG	0x1
#define ROOT_BRIDGE_COUNT	0x1
#define NB_DEBUG_MESSAGE	1
#define RC_PEG_0	1
#define RC_PEG_1	1
#define RC_PEG_2	1
#define DCLK_FREQUENCY	0x0
#define FIXED_MMIO_RESOURCE	0x0
#define DEFAULT_FIXED_MMIO_SIZE	0x0
#define SKYLAKE_ALL_VBIOS_AND_VBT_SUPPORT	1
#define TSEG_SIZE	0x1000000
#define IED_SIZE	0x400000
#define PCIEX_BASE_ADDRESS	0xe0000000
#define PCIEX_LENGTH	0x10000000
#define PCI_REGISTER_MAX	0x1000
#define NCPU	0x8
#define PEI_MIN_MEMORY_SIZE	0x10000000
#define NB_DMI_ASPM_SUPPORT	0x3
#define MEMORY_ARRAY_NUM	0x1
#define DIMM_SLOT_NUM	0x4
#define NB_DIMM_SMBUS_ADDRESS_OVERRIDE	0
#define NB_DIMM0_SMBUS_ADDRESS	0xa0
#define NB_DIMM1_SMBUS_ADDRESS	0xa2
#define NB_DIMM2_SMBUS_ADDRESS	0xa4
#define NB_DIMM3_SMBUS_ADDRESS	0xa6
#define NB_EP_BASE_ADDRESS	0xfed19000
#define NB_EDRAM_BASE_ADDRESS	0xfed80000
#define NB_GDXC_BASE_ADDRESS	0xfed84000
#define NB_MCH_BASE_ADDRESS	0xfed10000
#define MCH_BASE_ADDRESS	0xfed10000
#define MCH_LENGTH	0x8000
#define EP_BASE_ADDRESS	0xfed19000
#define EP_LENGTH	0x1000
#define NB_DMI_BASE_ADDRESS	0xfed18000
#define DMI_LENGTH	0x1000
#define NB_VTD_BASE_ADDRESS	0xfed90000
#define VTD_LENGTH	0x4000
#define ENABLE_CLEAR_IGFX_FRAME_BUFFER	0
#define NB_TEMP_MMIO_BASE	0xfc000000
#define NB_TEMP_MMIO_SIZE	0x1000000
#define ENABLE_ABOVE_4G_MEM_DURING_BIOS_POST	1
#define IGFX_LCD_PANEL_TYPE	0x80
#define IGFX_LCD_PANEL_SCALING	0x81
#define IGFX_BOOT_TYPE	0x82
#define IGFX_BACKLIGHT_TYPE	0x83
#define IGFX_LFP_PANEL_COLOR_DEPTH_TYPE	0x84
#define IGFX_EDP_ACTIVE_LFP_CONFIG_TYPE	0x85
#define IGFX_PRIMARY_DISPLAY_TYPE	0x86
#define IGFX_DISPLAY_PIPE_B_TYPE	0x87
#define IGFX_DISP_DDI_TYPE	0x89
#define IGFX_DGPU_DISPLAY_DUPLICATE	0
#define NB_PCI_DEVICES_SSID_TABLE	{NB_BUS_DEV_FUN, -1}, {NB_IGD_BUS_DEV_FUN, -1}, {NB_PCIEBRNx16_BUS_DEV_FUN, -1}, {NB_PCIEBRNx8_BUS_DEV_FUN, -1}, {NB_PCIEBRNx4_BUS_DEV_FUN, -1}, {NB_IMGU_BUS_DEV_FUN, -1}, {NB_SA_THERMAL_BUS_DEV_FUN, -1}, {NB_SA_CHAP_BUS_DEV_FUN, -1}, {NB_GMM_BUS_DEV_FUN, -1}, {-1, -1}
#define NB_F0000_PAM0	0x0
#define NB_E0000_PAM5	0x0
#define NB_E8000_PAM6	0x0
#define NB_SWSMI	0xb0
#define NB_SWSMI_IGFX_GET_SETUP	0xb0
#define NB_SMM_ACCESS2_PROTOCOL_SUPPORT	0x0
#define SmbiosUpdateData_SUPPORT	1
#define SMBIOS_PARTITION_ROW_POSITION	0xff
#define DIMM_VOLTAGE_CHECK_SUPPORT	0
#define NB_SMBIOS_TYPE_17_CUSTOMIZATION	1
#define NB_SETUP_SUPPORT	1
#define IntelSaGopDriver_SUPPORT	1
#define IntelSaGopSetup_SUPPORT	1
#define NB_AMI_MEMORY_INFO_CONFIG	1
#define CHIPSET_VENDOR	0x0
#define SB_VERSION	0x1
#define SB_DEVICE_REGS_RC_DEFINITION_SUPPORT	1
#define SB_DEVICE_REGS_RC_DEFINITION_HEADER	<KabylakeSiliconPkg/Pch/Include/Register/PchRegsPcr.h>
#define PlatformInfo_PlatformFlavor	0x2
#define RESERVED_ROM_LENGTH	0x1000000
#define RESERVED_ROM_BASE	0xff000000
#define SB_TEMP_MMIO_BASE	0xfe600000
#define SB_TEMP_MMIO_BASE_LENGTH	0x200000
#define SB_TEMP_IO_BASE	0x1200
#define SB_TEMP_IO_BASE_LENGTH	0x10
#define SW_SMI_IO_ADDRESS	0xb2
#define USB_DEBUGGER	1
#define SAVE_RESTORE_NMI_IN_SMM	0
#define RESERVE_SBWARMRESETVAR	0
#define LSIPCIEDEVICE_SUPPORT	0
#define PCR_BASE_ADDRESS	0xfd000000
#define PCR_MMIO_SIZE	0x1000000
#define ACPI_BASE_ADDRESS	0x1800
#define PM_BASE_ADDRESS	0x1800
#define PWRM_BASE_ADDRESS	0xfe000000
#define PWRM_MMIO_SIZE	0x10000
#define PMBA	0x1800
#define PMLN	0x100
#define ACPI_SCI_INT	0x9
#define PM_SCI_ENABLE	0x1
#define ACPI_ALARM_EVERYDAY_SUPPORT	0
#define ACPI_ALARM_DAY_CMOS	0xd
#define ACPI_ALARM_MONTH_CMOS	0x0
#define ACPI_CENTURY_CMOS	0x32
#define ACPI_RESET_REG_ADDRESS	0xcf9
#define ACPI_RESET_REG_TYPE	0x1
#define ACPI_RESET_REG_BITWIDTH	0x8
#define ACPI_RESET_REG_BITOFFSET	0x0
#define ACPI_RESET_REG_VALUE	0x6
#define PM1A_EVT_BLK_ADDRESS	0x1800
#define PM1A_EVT_BLK_TYPE	0x1
#define PM1A_EVT_BLK_BITWIDTH	0x20
#define PM1A_EVT_BLK_BITOFFSET	0x0
#define PM1_EVT_LENGTH	0x4
#define PM1A_CNT_BLK_ADDRESS	0x1804
#define PM1A_CNT_BLK_TYPE	0x1
#define PM1A_CNT_BLK_BITWIDTH	0x10
#define PM1A_CNT_BLK_BITOFFSET	0x0
#define PM1_CNT_LENGTH	0x2
#define PM1B_EVT_BLK_ADDRESS	0x0
#define PM1B_EVT_BLK_TYPE	0x1
#define PM1B_EVT_BLK_BITWIDTH	0x0
#define PM1B_EVT_BLK_BITOFFSET	0x0
#define PM1B_CNT_BLK_ADDRESS	0x0
#define PM1B_CNT_BLK_TYPE	0x1
#define PM1B_CNT_BLK_BITWIDTH	0x0
#define PM1B_CNT_BLK_BITOFFSET	0x0
#define PM2_CNT_BLK_ADDRESS	0x1850
#define PM2_CNT_BLK_TYPE	0x1
#define PM2_CNT_BLK_BITWIDTH	0x8
#define PM2_CNT_BLK_BITOFFSET	0x0
#define PM2_CNT_LENGTH	0x1
#define PM_TMR_BLK_ADDRESS	0x1808
#define PM_TMR_BLK_TYPE	0x1
#define PM_TMR_BLK_BITWIDTH	0x20
#define PM_TMR_BLK_BITOFFSET	0x0
#define PM_TMR_LENGTH	0x4
#define GPE0_BLK_ADDRESS	0x1880
#define GPE0_BLK_TYPE	0x1
#define GPE0_BLK_BITWIDTH	0x80
#define GPE0_BLK_BITOFFSET	0x0
#define GPE0_BLK_LENGTH	0x20
#define GPE1_BLK_ADDRESS	0x0
#define GPE1_BLK_TYPE	0x1
#define GPE1_BLK_BITWIDTH	0x0
#define GPE1_BLK_BITOFFSET	0x0
#define GPE1_BLK_LENGTH	0x0
#define GPE1_BASE_OFFSET	0x10
#define PCH_USB_DEBUG_MODE	0
#define OEM_USB_PER_PORT_DISABLE_SUPPORT	0
#define THERMAL_BASE_ADDRESS	0xfed08000
#define THERMAL_LENGTH	0x1000
#define PCH_PCIE_PME_INTERRUPT	0
#define PCH_PCIE_COMPLETION_TIME_OUT	0x0
#define PCH_PCIE_TEMP_RP_BUS_NUM_MIN	0x2
#define PCH_PCIE_TEMP_RP_BUS_NUM_MAX	0xa
#define MAX_EXTRA_BUS_RESERVED	0x7
#define MAX_PCIE_MEM_RESERVED	0x14
#define MAX_PCIE_PF_MEM_RESERVED	0x14
#define MAX_PCIE_IO_RESERVED	0x14
#define RC_PORT_0	1
#define RC_PORT_1	1
#define RC_PORT_2	1
#define RC_PORT_3	1
#define RC_PORT_4	1
#define RC_PORT_5	1
#define RC_PORT_6	1
#define RC_PORT_7	1
#define SB_MAX_SMBUS_CONTROLLER	0x1
#define SMBUS_BASE_ADDRESS	0x580
#define SB_SMBUS_PPI_SUPPORT	0
#define SB_INSTALL_SMBUS_1_PPI	0
#define SMBL	0x20
#define SPI_BASE	0xfe010000
#define SPI_OPCODE_WRITE_INDEX 	0x0
#define SPI_OPCODE_READ_INDEX	0x1
#define SPI_OPCODE_ERASE_INDEX	0x2
#define SPI_OPCODE_READ_S_INDEX	0x3
#define SPI_OPCODE_READ_ID_INDEX	0x4
#define SPI_OPCODE_WRITE_S_INDEX	0x5
#define SPI_OPCODE_WRITE_S_E_INDEX	0x6
#define SPI_OPCODE_WRITE_E_INDEX	0x7
#define SPI_OPCODE_TYPE_READ_NO_ADDRESS	0x0
#define SPI_OPCODE_TYPE_WRITE_NO_ADDRESS	0x1
#define SPI_OPCODE_TYPE_READ_WITH_ADDRESS	0x2
#define SPI_OPCODE_TYPE_WRITE_WITH_ADDRESS	0x3
#define SPI_MAX_TRANSFER	0x40
#define OEM_UPDATE_VSCC_TABLE_SUPPORT	0
#define CMOS_ADDR_PORT	0x70
#define CMOS_DATA_PORT	0x71
#define CMOS_IO_EXT_INDEX	0x72
#define CMOS_IO_EXT_DATA	0x73
#define CMOS_IO_STD_INDEX	0x74
#define CMOS_BAD_REG	0xe
#define SB_TEMP_CMOS1	0xe1
#define SB_CMOS_MISC_FLAG_REG	0x90
#define APCB	0xfec00000
#define APCL	0x1000
#define SB_PIRQ_ROUTER_VID	0x8086
#define SB_PIRQ_ROUTER_DID	0x27b8
#define HPET_BASE_ADDRESS	0xfed00000
#define TCO_BASE_ADDRESS	0x400
#define OFFSET_0	0x0
#define OFFSET_1	0x1
#define OFFSET_2	0x2
#define OFFSET_3	0x3
#define OFFSET_4	0x4
#define OFFSET_5	0x5
#define OFFSET_6	0x6
#define OFFSET_7	0x7
#define OFFSET_8	0x8
#define OFFSET_9	0x9
#define OFFSET_10	0xa
#define OFFSET_11	0xb
#define OFFSET_12	0xc
#define OFFSET_13	0xd
#define OFFSET_14	0xe
#define OFFSET_15	0xf
#define OFFSET_16	0x10
#define OFFSET_17	0x11
#define OFFSET_18	0x12
#define OFFSET_19	0x13
#define OFFSET_20	0x14
#define OFFSET_21	0x15
#define OFFSET_22	0x16
#define OFFSET_23	0x17
#define OFFSET_24	0x18
#define OFFSET_25	0x19
#define OFFSET_26	0x1a
#define OFFSET_27	0x1b
#define OFFSET_28	0x1c
#define OFFSET_29	0x1d
#define OFFSET_30	0x1e
#define OFFSET_31	0x1f
#define OFFSET_32	0x20
#define OFFSET_33	0x21
#define OFFSET_34	0x22
#define OFFSET_35	0x23
#define OFFSET_36	0x24
#define OFFSET_37	0x25
#define OFFSET_38	0x26
#define OFFSET_39	0x27
#define SB_DEBUG_MESSAGE	1
#define SB_RESET_PPI_SUPPORT	1
#define SB_STALL_PPI_SUPPORT	1
#define SB_ACPI_TIMER_LIB_SUPPORT	1
#define SB_8259_PROTOCOL_SUPPORT	1
#define SB_TIMER_ARCH_PROTOCOL_SUPPORT	0
#define SB_WATCHDOG_TIMER_PROTOCOL_SUPPORT	1
#define SB_WDAT_PCI_SEG	0xff
#define SB_WDAT_PCI_BUS	0xff
#define SB_WDAT_PCI_DEV	0xff
#define SB_WDAT_PCI_FUN	0xff
#define SB_WDAT_TIMER_PERIOD	0x3e8
#define SB_WDAT_MAX_COUNT	0x3ff
#define SB_WDAT_MIN_COUNT	0x0
#define SB_WDAT_FLAG	WD_ENABLED|WD_STOPPED_IN_SLEEP_STATE
#define EHCI_MMIO_BASE_ADDRESS1	0xfecd0000
#define EHCI_MMIO_BASE_ADDRESS2	0xfecd0c00
#define DBG_EHCI_PCI_ADDRESS	0x1a0000
#define PCH_RCRB_OIC_CEN	1
#define IDE_BASE_ADDRESS	0xffa0
#define SX_NOTIFY_PWRB	1
#define PRIMARY_CHANNEL_ENABLE	1
#define PRIMARY_MASTER_DRIVE_ENABLE	1
#define MAX_UDMA	0x5
#define PRIMARY_SLAVE_DRIVE_ENABLE	1
#define SECONDARY_CHANNEL_ENABLE	1
#define SECONDARY_MASTER_DRIVE_ENABLE	1
#define SECONDARY_SLAVE_DRIVE_ENABLE	1
#define DEFAULT_IDE_MODE	0x4
#define BUSMASTER_ENABLE	1
#define MASTER_INTERRUPT_BASE	0x58
#define SLAVE_INTERRUPT_BASE	0x70
#define NON_INTEL_IDE_PROTOCOL	0
#define GPI_IRQ_2_IOXAPIC	0xffff
#define DEVICE_NAME_LENGTH	0xe
#define HDD_POWER_LOSS_IN_S3	1
#define SB_DMI_ASPM_SUPPORT	0x3
#define CLOCK_GENERATOR_SETTINGS	{0x95, 0x83, 0xff, 0xff, 0xff, 0x00, 0x00, 0x95, 0x13, 0x65, 0x7d, 0x56}
#define INIT_CLKGEN_IN_PEI_DBG	1
#define FORCED_6064_DECODE_ENABLE	1
#define PERFORM_KBC_RESET	0
#define HECI_BASE_ADDRESS	0xfedb0000
#define HECI2_BASE_ADDRESS	0xfedc0000
#define HECI5_BASE_ADDRESS	0xfedd0000
#define SB_TEMPLATE_VER	0x8
#define EARLIEST_YEAR	0x7ce
#define MAXIMUM_YEAR	0x270f
#define SIO_SB_DEV_NUM	0x1f
#define COLD_RESET_WITH_POWER_CYCLE	0
#define SB_WAKEUP_TYPE_FN	1
#define DEFAULT_SYSTEM_WAKEUP_TYPE	0x6
#define SW_SMI_BIOS_LOCK	0xba
#define SW_SMI_SCRIPT_TABLE_SAVE	0xbb
#define SB_SMM_CONTROL_PPI_SUPPORT	0x0
#define CTRL_HOME_CHECK_LOOP	0xf
#define PROGRAM_GPIO_STYLE	0x0
#define SB_OEM_PTSS_TABLE_LIST	{0xFF, 0, 0, 0, 0},
#define GPE_DWx_LP_LIST	{GPIO_SKL_LP_GROUP_GPP_C, GPIO_SKL_LP_GROUP_GPP_D, GPIO_SKL_LP_GROUP_GPP_E}
#define GPE_DWx_H_LIST	{GPIO_SKL_H_GROUP_GPP_G, GPIO_SKL_H_GROUP_GPP_D, GPIO_SKL_H_GROUP_GPP_E}
#define SB_PCI_DEVICES_SSID_TABLE	{SB_LPC_MMIO_BUS_DEV_FUN, -1}, {SB_ISH_MMIO_BUS_DEV_FUN, -1}, {SB_XHCI_MMIO_BUS_DEV_FUN, -1}, {SB_XDCI_MMIO_BUS_DEV_FUN, -1}, {SB_THERMAL_MMIO_BUS_DEV_FUN, -1}, {SB_CIO2_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_I2C0_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_I2C1_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_I2C2_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_I2C3_MMIO_BUS_DEV_FUN, -1}, {SB_HECI_MMIO_BUS_DEV_FUN, -1}, {SB_HECI2_MMIO_BUS_DEV_FUN, -1}, {SB_HECI3_MMIO_BUS_DEV_FUN, -1}, {SB_IDER_MMIO_BUS_DEV_FUN, -1}, {SB_KT_MMIO_BUS_DEV_FUN, -1}, {SB_SATA_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_UART2_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_I2C5_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_I2C4_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP00_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP01_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP02_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP03_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP04_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP05_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP06_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP07_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP08_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP09_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP10_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP11_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP12_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP13_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP14_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP15_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP16_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP17_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP18_MMIO_BUS_DEV_FUN, -1}, {SB_PCIERP19_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_UART0_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_UART1_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_GSPI0_MMIO_BUS_DEV_FUN, -1}, {SB_SIO_GSPI1_MMIO_BUS_DEV_FUN, -1}, {SB_SCS_EMMC_MMIO_BUS_DEV_FUN, -1}, {SB_SCS_SDIO_MMIO_BUS_DEV_FUN, -1}, {SB_SCS_SDCARD_MMIO_BUS_DEV_FUN, -1}, {SB_P2SB_MMIO_BUS_DEV_FUN, -1}, {SB_PMC_MMIO_BUS_DEV_FUN, -1}, {SB_HDA_MMIO_BUS_DEV_FUN, -1}, {SB_SMBUS_MMIO_BUS_DEV_FUN, -1}, {SB_SPI_MMIO_BUS_DEV_FUN, -1}, {SB_LAN_MMIO_BUS_DEV_FUN, -1}, {-1, -1}
#define MINIMUM_YEAR	0x7ce
#define DEFAULT_YEAR	0x7d9
#define DEFAULT_MONTH	0x1
#define DEFAULT_DAY	0x1
#define PCI_BRIDGE_DISABLE	0
#define SW_SMI_SB_EL_S3	0xb9
#define ENABLE_RTC_ONE_SECOND_WAKEUP	1
#define SB_SWSMI_WRITE_TO_BOOTSCRIPT	1
#define TICK_PERIOD	0x1
#define USB_OVERCURRENT_PIN_OVERRIDE_SUPPORT	0
#define USB_OVERCURRENT_PIN_OVERRIDE_USE_ELINK	0
#define SB_LPC_IO_DECODE_BASEADDR	0x0
#define SB_LPC_IO_DECODE_SIZE	0x0
#define DISABLE_DAYLIGHT_SAVINGS	0
#define CREATE_CMOS_BAD_HOB	1
#define INTEL_DISPLAY_AUDIO_VERB_TABLE_SUPPORT	0x1
#define HDMI_CODEC_PORT_B	0x1
#define HDMI_CODEC_PORT_C	0x1
#define HDMI_CODEC_PORT_D	0x1
#define POWER_BUTTON_DRIVER_SUPPORT	1
#define SB_I2C_HID_SUPPORT	0
#define SB_SMBUS_LIB_SUPPORT	1
#define SB_AMI_IO_DECODE_LIB_SUPPORT	1
#define EXTERNAL_RTC_SUPPORT	0
#define AMI_CSP_IO_PORT_CHECK	0
#define SB_RESET_SHUTDOWN_OVERRIDE	0
#define SmBus_SUPPORT	0
#define SB_SETUP_SUPPORT	1
#define SW_SMI_ACPI_ENABLE	0xa0
#define SW_SMI_ACPI_DISABLE	0xa1
#define GPIO_SCI_BITMAP	0x0
#define GPIO_SCI_BITMAP2	0x0
#define ULT_GPIO_SCI_BITMAP	0x0
#define DIS_SW_SMI_TIMER_BEFORE_OS	1
#define SKL_GPIO_SCI_OVERRIDE	{Group_Max, 0}
#define RaidDriver_SUPPORT	1
#define CFL_RAID_DRIVER_SUPPORT	0x0
#define RAID_DRIVER_SMM_SUPPORT	0x0
#define MmioSerialUart_SUPPORT	0
#define AMI_POSE_SHOW_TXT_INFO	0x0
#define SinitAcm_SUPPORT	0
#define IntelSiliconPkg_SUPPORT	1
#define KabylakePlatSamplePkg_SUPPORT	1
#define PNOT_INCLUDE_FILE	Include("KabylakePlatSamplePkg/Acpi/CrbNotifyBat.asl")
#define ACPIDEBUG_SUPPORT	1
#define RTCWakeup_SUPPORT	0x1
#define RTCWakeup_SUPPORT_FLAG	0x1
#define Desktop_Platform	0x0
#define Mobile_Platform	0x1
#define UpServer_Platform	0x2
#define FlavorMobile	0x1
#define FlavorDesktop	0x2
#define FlavorUpServer	0x4
#define FlavorWorkStation	0x3
#define FlavorPlatformMax	0x6
#define DeviceID1	0x100
#define DeviceID2	0x400
#define DeviceID3	0x300
#define DeviceID4	0x301
#define DeviceID5	0x302
#define DeviceID6	0x303
#define DeviceID7	0x304
#define DeviceID8	0x305
#define ValidDeviceIDs	0x8
#define AcpiAslWrap_SUPPORT	1
#define B1ST_DEFOF_NUM	0x32
#define B2ST_DEFOF_NUM	0x36
#define CFAN_DEFOF_NUM	0x3
#define CMDR_DEFOF_NUM	0x3a
#define DOCK_DEFOF_NUM	0x30
#define PLMX_DEFOF_NUM	0x1
#define PECH_DEFOF_NUM	0x83
#define PECL_DEFOF_NUM	0x82
#define PENV_DEFOF_NUM	0x44
#define PINV_DEFOF_NUM	0x43
#define PPSH_DEFOF_NUM	0x42
#define PPSL_DEFOF_NUM	0x41
#define PSTP_DEFOF_NUM	0x45
#define RPWR_DEFOF_NUM	0x3
#define LSTE_DEFOF_NUM	0x3
#define VPWR_DEFOF_NUM	0x30
#define WTMS_DEFOF_NUM	0xc4
#define AWT2_DEFOF_NUM	0xc5
#define AWT1_DEFOF_NUM	0xc6
#define AWT0_DEFOF_NUM	0xc7
#define DLED_DEFOF_NUM	0x78
#define SPT2_DEFOF_NUM	0xc8
#define PB10_DEFOF_NUM	0x78
#define IWCW_DEFOF_NUM	0xa0
#define IWCR_DEFOF_NUM	0xa0
#define PVOL_DEFOF_NUM	0xe8
#define PWRT_DEFOF_NUM	0x79
#define B1ST_ECRD_METHOD	Return (0)
#define B2ST_ECRD_METHOD	Return (0)
#define CFAN_ECRD_METHOD	Return (0)
#define CMDR_ECRD_METHOD	Return (0)
#define DOCK_ECRD_METHOD	Return (0)
#define PLMX_ECRD_METHOD	Return (0)
#define PECH_ECRD_METHOD	Return (0)
#define PECL_ECRD_METHOD	Return (0)
#define PENV_ECRD_METHOD	Return (0)
#define PINV_ECRD_METHOD	Return (0)
#define PPSH_ECRD_METHOD	Return (0)
#define PPSL_ECRD_METHOD	Return (0)
#define PSTP_ECRD_METHOD	Return (0)
#define RPWR_ECRD_METHOD	Return (0)
#define LSTE_ECRD_METHOD	Return (0)
#define VPWR_ECRD_METHOD	Return (0)
#define WTMS_ECRD_METHOD	Return (0)
#define AWT2_ECRD_METHOD	Return (0)
#define AWT1_ECRD_METHOD	Return (0)
#define AWT0_ECRD_METHOD	Return (0)
#define DLED_ECRD_METHOD	Return (0)
#define SPT2_ECRD_METHOD	Return (0)
#define PB10_ECRD_METHOD	Return (0)
#define IWCW_ECRD_METHOD	Return (0)
#define IWCR_ECRD_METHOD	Return (0)
#define PVOL_ECRD_METHOD	Return (0)
#define PWRT_ECRD_METHOD	Return (0)
#define B1ST_ECWT_METHOD	 
#define B2ST_ECWT_METHOD	 
#define CFAN_ECWT_METHOD	 
#define CMDR_ECWT_METHOD	 
#define DOCK_ECWT_METHOD	 
#define PLMX_ECWT_METHOD	 
#define PECH_ECWT_METHOD	 
#define PECL_ECWT_METHOD	 
#define PENV_ECWT_METHOD	 
#define PINV_ECWT_METHOD	 
#define PPSH_ECWT_METHOD	 
#define PPSL_ECWT_METHOD	 
#define PSTP_ECWT_METHOD	 
#define RPWR_ECWT_METHOD	 
#define LSTE_ECWT_METHOD	 
#define VPWR_ECWT_METHOD	 
#define WTMS_ECWT_METHOD	 
#define AWT2_ECWT_METHOD	 
#define AWT1_ECWT_METHOD	 
#define AWT0_ECWT_METHOD	 
#define DLED_ECWT_METHOD	 
#define SPT2_ECWT_METHOD	 
#define PB10_ECWT_METHOD	 
#define IWCW_ECWT_METHOD	 
#define IWCR_ECWT_METHOD	 
#define PVOL_ECWT_METHOD	 
#define PWRT_ECWT_METHOD	 
#define BST1_METHOD	Return (\_SB.PCI0.LPCB.H_EC.BST1)
#define BST2_METHOD	Return (\_SB.PCI0.LPCB.H_EC.BST2)
#define ZPODD_SUPPORT	1
#define RVP3RTD3_SUPPORT	1
#define RTD3FFRD_SUPPORT	0
#define CRB_THERMAL_ASL_SUPPORT	1
#define PlatformInfo_RevisonId	0x1
#define PlatformInfo_BoardRev	0x0
#define PLATFORM_INFO_ENABLED	1
#define PTID_SUPPORT	1
#define IntelRMT_SUPPORT	1
#define TbtTypeC_Wrapper_ASL_SUPPORT	1
#define Dptf_SUPPORT	1
#define BIOS_DATA_VAULT_FILE	Include("BiosDataVault.asl")
#define BIOS_DATA_VAULT_SDS_FILE	Include("BiosDataVault.asl")
#define HstiResultDxe_SUPPORT	1
#define OVER_CLOCK_SUPPORT	0
#define Thunderbolt_SUPPORT	0
#define SAMPLEPKG_OVERRIDE_SUPPORT	1
#define HPET_SUPPORT	1
#define HPET_PROTOCOL_SUPPORT	1
#define HPET_APIC_INTERRUPT_PIN	0x14
#define DEFAULT_TICK_DURATION	0x2710
#define TOOLS_IASL_SUPPORT	0
#define IA32FamilyCpuPkg_SUPPORT	1
#define UefiCpuPkg_Override_SUPPORT	0
#define RC_SETUP_SUPPORT	1
#define PS2_KB_MS_ENABLE	1
#define PlatSampleWrapper_SUPPORT	1
#define AmiRecoveryRcHobResume_SUPPORT	0
#define MdeModulePkg_Library_Wrapper_SUPPORT	1
#define MEBX_SCANCODE	0x0
#define MEBX_UNICODE	0x50
#define MEBX_KeyShiftState_R	RIGHT_CONTROL_PRESSED | SHIFT_STATE_VALID
#define MEBX_KeyShiftState_L	LEFT_CONTROL_PRESSED | SHIFT_STATE_VALID
#define MEBX_KeyToggleState	0x0
#define PttWrapper_SUPPORT	0
#define AmiGetBoardInfoLib_SUPPORT	1
#define DEFAULT_UCSI_REV	0x100
#define KabylakeSiliconPkg_SUPPORT	1
#define REQUEST_EBDA_SIZE	0x1000
#define DD1F_BCL_METHOD	Return(Package(){80, 50, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100})
#define MRC_DEBUG_PRINT_SUPPORT	0
#define INTEL_MMA_SUPPORT	0
#define EV_LOADER_ENABLE	0
#define TOP_LOW_MEM_GRANULARITY	0x10000000
#define DETECT_PCH_PCIE_VGA	1
#define DETECT_SA_PEG_VGA	1
#define IntelGraphicsPeim_RC_SUPPORT	0
#define MEMORY_CHANNEL_INTERLEAVED_OVERRIDE	0
#define SKIP_EXT_GFX_SCAN	0
#define SaNvRamHook_SUPPORT	1
#define OC_WDT_ENABLE	1
#define SmartTimer_SUPPORT	0
#define DEFAULT_PCH_USB30_MODE	0x1
#define DEFAULT_CRID_ENABLE	0
#define PCH_DCI_ENABLE	0
#define PCH_IO_APIC_ID	0x2
#define PCH_APIC_RANGE_SELECT	0x0
#define IOAPIC_ENTRY_24_39	1
#define PCH_PWR_OPT_DMI	1
#define PCH_PWR_OPT_GBE	1
#define PCH_PWR_OPT_XHCI	0
#define PCH_PWR_OPT_EHCI	0
#define PCH_PWR_OPT_SATA	1
#define MEM_CLOSE_STATE_EN	1
#define INTERNAL_OBFF_EN	1
#define LEGACY_DMA_DISABLE	0
#define HDA_RESET_WAIT_TIMER	0x12c
#define TSEL_LOCK	1
#define TSC_LOCK	1
#define TSMIC_LOCK	1
#define TTLEVELS_SUGGESTED_SETTING	1
#define DMIHAAWC_SUGGESTED_SETTING	1
#define SATATT_SUGGESTED_SETTING	1
#define SATA_THROTTLING_ENABLED	{TRUE, TRUE, TRUE, TRUE, TRUE, TRUE}
#define SATA_LEGACYMODE	0
#define ESATA_SPEED_LIMIT	0
#define PCIE_NAND_REMAP_DEVICE_RESET_DELAY	0x64
#define AMI_PCIE_THROTTLING_PORT0	0
#define AMI_PCIE_THROTTLING_PORT1	0
#define AMI_PCIE_THROTTLING_PORT2	0
#define AMI_PCIE_THROTTLING_PORT3	0
#define AMI_PCIE_THROTTLING_PORT4	0
#define AMI_PCIE_THROTTLING_PORT5	0
#define AMI_PCIE_THROTTLING_PORT6	0
#define AMI_PCIE_THROTTLING_PORT7	0
#define PHLC_LOCK	1
#define TSGPIO_C_PMSYN	1
#define TSGPIO_D_PMSYN	1
#define TSGPIO_C_C0_TRANSMIT	1
#define TSGPIO_D_C0_TRANSMIT	1
#define TSGPIO_C_PIN_SEL	0x1
#define TSGPIO_D_PIN_SEL	0x0
#define PCH_SLP_S3_MIN_ASSERT_VALUE	0x2
#define PCH_SLP_S4_MIN_ASSERT_VALUE	0x4
#define PCH_SLP_SUS_MIN_ASSERT_VALUE	0x3
#define PCH_SLPA_MIN_ASSERT	0x3
#define PCH_RESET_CYCLE_DURATION	0x0
#define SLP_STRCH_SUS_UP	0
#define FVI_SMBIOS_TYPE	0xdd
#define SLP_LAN_LOW_DC	0
#define TTLEVELS_SUGGEST	1
#define DMIHAAWC_SUGGEST	1
#define SATATT_SUGGEST	1
#define SIRQ_ENABLE	1
#define SIRQ_START_FRAME_PULSE	0x0
#define PCH_PCIE_ADVANCED_ERROR_REPORTING	0
#define ME_WAKE_STS	1
#define ME_HRST_COLD_STS	1
#define ME_HRST_WARM_STS	1
#define AMI_OEM_SSID_SUPPORT	0
#define BIOS_SECURITY	1
#define BIOS_LOCK_ENABLE	1
#define SMI_LOCK_ENABLE	1
#define SMM_BIOS_WRITE_PROTECT	1
#define ENABLE_SPI_LOCK	0
#define BIOS_INTERFACE_LOCKDOWN	1
#define GPIO_LOCKDOWN_ENABLE	0
#define RTC_LOCK_ENABLE	1
#define AMI_USB_XHCI_THERMAL_THROTTLING	0
#define PCH_DMIIOT	0
#define PCIE_RP_LTR_ENABLE	1
#define PCHLP_LTR_MAX_SNOOP_LATENCY	0x1003
#define PCHLP_LTR_MAX_NO_SNOOP_LATENCY	0x1003
#define PCH_LTR_MAX_SNOOP_LATENCY	0x846
#define PCH_LTR_MAX_NO_SNOOP_LATENCY	0x846
#define PCH_RP_LTR_CONFIG_LOCK	0
#define PCH_RP_SNOOP_LATENCY_OVERRIDE_MODE	0x2
#define PCH_RP_SNOOP_LATENCY_OVERRIDE_MULTIPLIER	0x2
#define PCH_RP_SNOOP_LATENCY_OVERRIDE_VALUE	0x3c
#define PCH_RP_NO_SNOOP_LATENCY_OVERRIDE_MODE	0x2
#define PCH_RP_NO_SNOOP_LATENCY_OVERRIDE_MULTIPLIER	0x2
#define PCH_RP_NO_SNOOP_LATENCY_OVERRIDE_VALUE	0x3c
#define PCH_PME_B0_S5_DISABLE	0
#define PCH_WAKE_ON_WLAN_ENABLE	0
#define PCH_WAKE_ON_WLAN_DEEP_SX_ENABLE	0
#define AMI_LEGACY_INTERRUPT_CFG	{11, 10, 11, 11, 11, 11, 11, 11}
#define AMI_INTERRUPT_PIN_CONFIG_DEV31_H	PCH_DEV_IP_SETTING(2, INT_B) | PCH_DEV_IP_SETTING(3, INT_C) | PCH_DEV_IP_SETTING(5, INT_B) | PCH_DEV_IP_SETTING(6, INT_C)
#define AMI_INTERRUPT_PIN_CONFIG_DEV29_H	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV28_H	PCH_DEV_IP_SETTING(0, INT_A) | PCH_DEV_IP_SETTING(1, INT_B) | PCH_DEV_IP_SETTING(2, INT_C) | PCH_DEV_IP_SETTING(3, INT_D) | PCH_DEV_IP_SETTING(4, INT_A) | PCH_DEV_IP_SETTING(5, INT_B) | PCH_DEV_IP_SETTING(6, INT_C) | PCH_DEV_IP_SETTING(7, INT_D)
#define AMI_INTERRUPT_PIN_CONFIG_DEV27_H	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV26_H	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV25_H	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV20_H	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV31_H	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_D, PIRQ_C, PIRQ_A )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV29_H	PCH_DEV_IR_SETTING( PIRQ_H, PIRQ_D, PIRQ_A, PIRQ_C )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV28_H	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_B, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV27_H	PCH_DEV_IR_SETTING( PIRQ_G, PIRQ_B, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV26_H	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_F, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV25_H	PCH_DEV_IR_SETTING(PIRQ_E, PIRQ_F, PIRQ_G, PIRQ_H )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV20_H	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_B, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_PIN_CONFIG_DEV31_LP	PCH_DEV_IP_SETTING(2, INT_B) | PCH_DEV_IP_SETTING(3, INT_C) | PCH_DEV_IP_SETTING(5, INT_B) | PCH_DEV_IP_SETTING(6, INT_C)
#define AMI_INTERRUPT_PIN_CONFIG_DEV29_LP	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV28_LP	PCH_DEV_IP_SETTING(0, INT_A) | PCH_DEV_IP_SETTING(1, INT_B) | PCH_DEV_IP_SETTING(2, INT_C) | PCH_DEV_IP_SETTING(3, INT_D) | PCH_DEV_IP_SETTING(4, INT_A) | PCH_DEV_IP_SETTING(5, INT_B) | PCH_DEV_IP_SETTING(6, INT_C) | PCH_DEV_IP_SETTING(7, INT_D)
#define AMI_INTERRUPT_PIN_CONFIG_DEV27_LP	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV25_LP	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_PIN_CONFIG_DEV20_LP	PCH_DEV_IP_SETTING(0, INT_A)
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV31_LP	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_D, PIRQ_C, PIRQ_A )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV29_LP	PCH_DEV_IR_SETTING( PIRQ_H, PIRQ_D, PIRQ_A, PIRQ_C )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV28_LP	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_B, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV27_LP	PCH_DEV_IR_SETTING( PIRQ_G, PIRQ_B, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV26_LP	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_F, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV25_LP	PCH_DEV_IR_SETTING(PIRQ_E, PIRQ_F, PIRQ_G, PIRQ_H )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV23_LP	PCH_DEV_IR_SETTING( PIRQ_G,    0x0,   0x0,   0x0 )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV21_LP	PCH_DEV_IR_SETTING( PIRQ_E, PIRQ_E, PIRQ_F, PIRQ_F )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV20_LP	PCH_DEV_IR_SETTING( PIRQ_A, PIRQ_B, PIRQ_C, PIRQ_D )
#define AMI_INTERRUPT_ROUTE_CONFIG_DEV19_LP	PCH_DEV_IR_SETTING( PIRQ_H,    0x0,    0x0,   0x0 )
#define OEM_SETUPDATA_OVERRIDE	0
#define CRB_I2C_IO_EXPANDER_SUPPORT	1
#define CRB_GPIO_OVERRIDE_SUPPORT	0
#define SPI_PROTECTED_RANGE_0	{2, TRUE, FALSE, 0x4a0000, 0x160000}
#define SPI_FV_BB_PROTECTED_RANGE_BASE	0x4a0000
#define SPI_FV_BB_PROTECTED_RANGE_LENGTH	0x160000
#define SPI_PROTECTED_RANGE_1	{2, TRUE, FALSE, 0x3d0000, 0xd0000}
#define SPI_FV_BB_AFTER_MEMORY_PROTECTED_RANGE_BASE	0x3d0000
#define SPI_FV_BB_AFTER_MEMORY_PROTECTED_RANGE_LENGTH	0xd0000
#define SPI_PROTECTED_RANGE_2	{2, TRUE, FALSE, 0x50000, 0x2d0000}
#define SPI_FV_MAIN_PROTECTED_RANGE_BASE	0x50000
#define SPI_FV_MAIN_PROTECTED_RANGE_LENGTH	0x2d0000
#define SPI_PROTECTED_RANGE_3	{0, FALSE, FALSE, 0, 0}
#define SPI_PROTECTED_RANGE_4	{0, FALSE, FALSE, 0, 0}
#define PchNvRamHook_SUPPORT	1
#define PCH_AN_ODD_DETECT_SUPPORT	0
#define iME_SUPPORT	1
#define PTT_SUPPORT	1
#define iAMT_SUPPORT	0
#define MePlatformReset_SUPPORT	1
#define IntelGraphicsPeimVbt_SUPPORT	0
#define SIPKG_OVERRIDE_SUPPORT	0
#define AHCI_SUPPORT	1
#define INDEX_DATA_PORT_ACCESS	0
#define AHCI_USE_PCIIO_FOR_MMIO_AND_IO	0
#define HDD_PASSWORD_SUPPORT_UNDER_RAIDMODE	1
#define SUPPORT_ATAPI_IN_RAID_MODE	1
#define DiPM_SUPPORT	0
#define ENABLE_DIPM	0
#define DEVICE_SLEEP_SUPPORT	0
#define ENABLE_DEVICE_SLEEP	0
#define USE_PCIIO_MAP_ADDRESS_FOR_DATA_TRANSFER	0
#define AHCI_VERBOSE_PRINT	0x0
#define ICH_SATA_BUS_NUMBER	0x0
#define AINT13_SUPPORT	1
#define AHCI_CONTROLLER_COUNT	0x8
#define AI13_BINARY_VERSION	0x1657
#define AHCI_INT13_SMM_SUPPORT	0
#define AVOID_MULTIPLE_BIG_REAL_MODE_SWITCH	1
#define ACCESS_MMIO_THROUGH_SWSMI	0
#define TSE_MAJOR	0x02
#define TSE_MINOR	0x20
#define TSE_BUILD	0x1271
#define SETUP_BMP_LOGO_SUPPORT	1
#define SETUP_GIF_LOGO_SUPPORT	0
#define SETUP_JPEG_LOGO_SUPPORT	0
#define SETUP_PCX_LOGO_SUPPORT	0
#define SETUP_PNG_LOGO_SUPPORT	0
#define TSE_WATCHDOG_TIMER	1
#define SETUP_OEM_FORMAT_LOGO_SUPPORT	0
#define SETUP_GRAYOUT_READONLY_CONTROL	0
#define TSE_SETUP_GRAYOUT_SELECTABLE	0
#define MAX_POST_GC_MODE	800, 600
#define TSE_DEBUG_MESSAGES	0x0
#define SUPPRESS_PRINT	1
#define SERIAL_DEBUG	1
#define SETUP_PRINT_ENTER_SETUP_MSG	1
#define SETUP_PRINT_ENTER_BBSPOPUP_MSG	1
#define SETUP_ENTRY_UNICODE	0x0000
#define SETUP_ENTRY_SCAN	EFI_SCAN_DEL
#define SETUP_ENTRY_SHIFT_STATE	0
#define SETUP_ALT_ENTRY_ENABLE	1
#define SETUP_ALT_ENTRY_UNICODE	0x0000
#define SETUP_ALT_ENTRY_SCAN	EFI_SCAN_ESC
#define SETUP_ALT_ENTRY_SHIFT_STATE	0
#define TSE_ANSI_ESC_CODE_SUPPORT	0x0
#define SETUP_TOGGLE_KEY_UNICODE	L'\t'
#define SETUP_TOGGLE_KEY_SCANCODE	0x0000
#define POPUP_MENU_ENTER_SETUP	1
#define POPUP_MENU_ENTRY_UNICODE	0x0000
#define POPUP_MENU_ENTRY_SCAN	EFI_SCAN_F7
#define POPUP_MENU_ENTRY_SHIFT_STATE	0
#define SETUP_OEM_KEY1_ENABLE	0
#define SETUP_OEM_KEY2_ENABLE	0
#define SETUP_OEM_KEY3_ENABLE	0
#define SETUP_OEM_KEY4_ENABLE	0
#define TSE_BOOT_ONLY_SPLASH_LOGO_SUPPORT	1
#define SETUP_RUNTIME_IFR_PROCESSING	1
#define TSE_HOOKBASE_VALUE	0xFFFF0000
#define MAX_MSGBOX_WIDTH	0x2d
#define WIDE_GLYPH_SUPPORT	1
#define SETUP_DEFAULT_TIMEOUT	0xa
#define SETUP_TIMEOUT_IN_TENTHOFSEC	0
#define TSE_FOR_64BIT	1
#define TSE_CSM_SUPPORT	1
#define PROGRESSBAR_BACKGROUNDCOLOR	{0,0,0,0}
#define PROGRESSBAR_BORDERCOLOR	{0xc0,0xc0,0xc0,0}
#define PROGRESSBAR_FILLCOLOR	{0xc0,0xc0,0xc0,0}
#define TSE_DEVICE_PATH_NAME	0
#define TSE_BOOT_NOW_IN_BOOT_ORDER	0
#define TSE_CLEAR_USERPW_WITH_ADMINPW	0
#define SETUP_USE_AMI_DEFAULTS	1
#define TSE_LOAD_PASSWORD_ON_DEFAULTS	0
#define MINISETUP_MOUSE_SUPPORT	0
#define SINGLE_CLICK_ACTIVATION	0
#define TSE_USE_AMI_EFI_KEYCODE_PROTOCOL	1
#define SETUP_STORE_KEYCODE_PASSWORD	0x0
#define TSE_PRN_SCRN_EVENT_SUPPORT	0
#define STYLE_DATE_FORMAT	0x0
#define STYLE_SHOW_DAY	1
#define SETUP_USER_PASSWORD_POLICY	1
#define SETUP_SUPPORT_ADD_BOOT_OPTION	0
#define SETUP_SUPPORT_ADD_DRIVER_OPTION	0
#define SETUP_ENTRY_LEGACY_CODE	0x53
#define SETUP_ALT_ENTRY_LEGACY_CODE	0x3c
#define POPUP_MENU_ENTRY_LEGACY_CODE	0x41
#define SETUP_SUPPORT_KEY_MONITORING	0
#define SETUP_STORE_EFI_KEY_PASSWORD	0
#define TSE_CAPITAL_BOOT_OPTION	1
#define PASSWORD_WITH_SPECIAL_CHAR_SUPPORT	1
#define SETUP_LINK_HISTORY_SUPPORT	1
#define SETUP_DISPLAY_SUBMENU_PAGETITLE	0
#define SETUP_GROUP_DYNAMIC_PAGES	1
#define GROUP_DYNAMIC_PAGES_BY_CLASSCODE	0
#define SETUP_ORPHAN_PAGES_AS_ROOT_PAGE	0
#define SETUP_ITK_COMPATIBILITY	0
#define NO_VARSTORE_SUPPORT	0
#define TSE_CONTINUE_BOOT_NOW_ON_FAIL	1
#define SETUP_UPDATE_BOOT_ORDER_CURSOR	0
#define TSE_PRESERVE_DISABLED_BBS_DEVICE_ORDER	0
#define TSE_BOOT_TIME_OUT_AS_ZERO	0
#define TSE_SAVE_DISABLED_BBS_DEVICEPATH	1
#define TSE_POSTSCREEN_SCROLL_AREA	{0,0,24,80}
#define DRIVER_HEALTH_SUPPORT	1
#define HONOR_DRVHLTH_CONFIGREQD_ON_BOOTFAIL	0x0
#define EDK_1_05_RETRIEVE_DATA	1
#define TSE_USE_OEM_ACTION_READ_KEY	0
#define SECONDARY_BOOT_FROM_ENABLED_DEVICES	0
#define AMITSE_SUBPAGE_AS_ROOT_PAGE_LIST_SUPPORT	1
#define AMITSE_HIDE_ROOT_PAGE	1
#define OVERRIDE_CheckIsAllowedPasswordChar	0
#define OVERRIDE_PopupPasswordFormCallback	0
#define OVERRIDE_PopupPwdHandleActionOverRide	0
#define OVERRIDE_PasswordCheckInstalled	0
#define OVERRIDE_PasswordAuthenticate	0
#define OVERRIDE_PasswordUpdate	0
#define OVERRIDE_PasswordCommitChanges	0
#define OVERRIDE_PopupPasswordCheckInstalled	0
#define OVERRIDE_PopupPasswordAuthenticate	0
#define OVERRIDE_NoVarStoreSupport	0
#define OVERRIDE_NoVarStoreUpdateSystemAccess	0
#define OVERRIDE_ItkSupport	0
#define OVERRIDE_BbsItkBoot	0
#define OVERRIDE_GetAMITSEVariable	0
#define OVERRIDE_GetBootTimeOut	0
#define OVERRIDE_VarBuildItkDefaults	0
#define OVERRIDE_SetSystemAccessValueItk	0
#define OVERRIDE_FindVarFromITKQuestionId	0
#define OVERRIDE_IsOEMLogoType	0
#define OVERRIDE_ConvertOEMFormatToUgaBlt	0
#define OVERRIDE_CleanUpOEMLogo	0
#define OVERRIDE_DoOEMLogoAnimate	0
#define OVERRIDE_BBSBuildName	0
#define OVERRIDE_BBSGetNonStandardGroupType	0
#define OVERRIDE_FramePwdCallbackIdePasswordUpdate	0
#define OVERRIDE_PopupPwdAuthenticateIDEPwd	0
#define OVERRIDE_CheckForIDEPasswordInstalled	0
#define OVERRIDE_PopupPwdUpdateIDEPwd	0
#define OVERRIDE_TSEIDEPasswordGetName	0
#define OVERRIDE_TSEIDEPasswordAuthenticate	0
#define OVERRIDE_TSEIDEPasswordUpdate	0
#define OVERRIDE_TSEIDEPasswordGetDataPtr	0
#define OVERRIDE_TSEIDEPasswordGetLocked	0
#define OVERRIDE_TSEIDEPasswordCheck	0
#define OVERRIDE_TSEIDEPasswordFreezeDevices	0
#define OVERRIDE_TSEUnlockHDD	0
#define OVERRIDE_TSESetHDDPassword	0
#define OVERRIDE_TSEIDEUpdateConfig	0
#define OVERRIDE_OEMSpecialGetControlCount	0
#define OVERRIDE_OEMSpecialOneOfFixup	0
#define OVERRIDE_OEMSpecialUpdateOneOf	0
#define OVERRIDE_OEMSpecialGotoFixup	0
#define OVERRIDE_OEMSpecialGotoSelect	0
#define OVERRIDE_TSEMouseInitHook	0
#define OVERRIDE_TSEMouseStopHook	0
#define OVERRIDE_TSEMouseDestoryHook	0
#define OVERRIDE_TSEMouseRefreshHook	0
#define OVERRIDE_TSEMouseStartHook	0
#define OVERRIDE_TSEMouseIgnoreMouseActionHook	0
#define OVERRIDE_TSEStringReadLoopEntryHook	0
#define OVERRIDE_TSEStringReadLoopExitHook	0
#define OVERRIDE_GetMessageboxColorHook	0
#define OVERRIDE_GOPSetScreenResolutionHook	0
#define OVERRIDE_LaunchHotKeyBootOption	0
#define OVERRIDE_DriverHealthSystemReset	0
#define OVERRIDE_UefiBootFailHook	0
#define OVERRIDE_LegacyBootFailHook	0
#define OVERRIDE_UpdateNumericDisplayString	0
#define OVERRIDE_MainSetupLoopHook	0
#define OVERRIDE_MainSetupLoopInitHook	0
#define OVERRIDE_ProcessBrowserActionRequestHook	0
#define OVERRIDE_OEMCheckControlCondition	0
#define OVERRIDE_GetUefiSpecVersion	0
#define OVERRIDE_TSEMouseInit	0
#define OVERRIDE_TSEMouseStop	0
#define OVERRIDE_TSEIsMouseClickedonSoftkbd	0
#define OVERRIDE_TSEMouseRefresh	0
#define OVERRIDE_TSEMouseStart	0
#define OVERRIDE_TSEMouseFreeze	0
#define OVERRIDE_TSEGetCoordinates	0
#define OVERRIDE_TSEMouseReadInfo	0
#define OVERRIDE_TSEMouseDestroy	0
#define OVERRIDE_TSEGetactualScreentop	0
#define OVERRIDE_TSENumericSoftKbdInit	0
#define OVERRIDE_TSENumericSoftKbdExit	0
#define OVERRIDE_LaunchSecondaryBootPath	0
#define OVERRIDE_OsUpdateCapsuleWrap	0
#define OVERRIDE_UIUpdateCallbackHook	0
#define OVERRIDE_FixMergePagesExtraHook	0
#define OVERRIDE_PageRemoveHook	0
#define OVERRIDE_ProcessPackNotificationHook	0
#define OVERRIDE_SaveSetupGobalDataHook	0
#define OVERRIDE_RestoreSetupGobalDataHook	0
#define OVERRIDE_CsmBBSBootOptionName	0
#define MSGBOX_PROGRESS_BAR_SEGMENT_COUNT	0x14
#define CONTRIB_BGRT_TABLE_TO_ACPI	0x1
#define BIOS_SIGNON_MESSAGE2	BIOS Date: $(TODAY) $(NOW) Ver: $(PROJECT_TAG)$(PROJECT_MAJOR_VERSION)$(PROJECT_MINOR_VERSION)
#define TSE_APTIO_5_SUPPORT	1
#define TSE_USE_GETGYLPH_PRINTLENGH	1
#define TSE_LOAD_OPTION_HIDDEN	1
#define SETUP_HIDE_BIOS_SIGNON_MESSAGE2	0
#define AMITSE_VERSION	Version %x.%02x.%04x.
#define BOOT_FLOW_NORMAL_LAUNCH_DEFAULT_BOOTIMAGE	1
#define BOOT_FLOW_NORMAL_INFINITE_LOOP	0
#define STYLE_HELP_AREA_SCROLLBAR	0
#define TSE_ROMHOLE_SUPPORT	1
#define TSE_OEM_POSTLOGO_SUPPORT	0
#define TEXT_EXCESS_SUPPORT	0
#define BOOT_TO_IMAGE_CODE_TYPE_SUPPORT	1
#define TSE_ROMHOLE_MAKFILE_GUID	05ca020b-0fc1-11dc-9011-00173153eba8
#define TSE_ROMHOLE_HEADER_GUID	{0x05ca020b, 0x0fc1, 0x11dc, {0x90, 0x11, 0x00, 0x17, 0x31, 0x53, 0xeb, 0xa8}}
#define ROMHOLE_BLOCK_SIZE	0x10000
#define ROMHOLE_NUMBER_OF_BLOCK	0x2
#define OSIndication_SUPPORT	1
#define SETUP_DELAY_LOGO_TILL_INPUT	0
#define SETUP_DELAY_POST_TILL_GOP	1
#define DRAW_POST_LOGO_AT_0POS	0
#define TSE_IGNORE_KEY_FOR_FASTBOOT	0
#define TSE_CURSOR_SUPPORT	1
#define SUPPORT_ESRT	1
#define TSE_SUPPORT_NATIVE_RESOLUTION	1
#define BOOT_OVERRIDE_BOOTNEXT_VARIABLE_FEATURE	0
#define TSE_SUPPRESS_MULTILINE_FOR_ONEOFLABEL	0
#define SETUP_SAVE_PSWD_TO_NVRAM	0
#define TSE_DONOT_LOAD_PASSWORD_ON_DEFAULTS	0
#define SHELL_TEXT_MODE	0xff
#define FLUSH_KEYS_AFTER_READ	1
#define TSE_LOAD_DEFAULTS_FROM_DEFAULTS_BUFFER	1
#define AMITSE_ROOT_PAGE_ORDER_SUPPORT	1
#define SETUP_ROOT_PAGE_ORDER_GUID	  { 0x9204ecbe, 0xa665, 0x49d3,  {0x86, 0xde, 0x8, 0x12, 0x99, 0xe2, 0x23, 0xef }}
#define SETUP_GO_TO_EXIT_PAGE_ON_EXIT_KEY	0
#define TSE_SHOW_PROMPT_STRING_AS_TITLE	0
#define TSE_DONOT_LOAD_SYSTEM_ACCESS_FOR_USER_DEFAULT	0
#define SHOW_FORMSETS_WITH_CLASSGUID	1
#define TSE_DBG_DISABLE_APPDESTRUCTOR	0
#define TSE_HASH_PASSWORD	1
#define TSE_PWD_ENCRYPT_USING_SHA256	1
#define AMITSE_SUPPRESS_DYNAMIC_FORMSET	0
#define SUPPRESS_HANDLE_FOR_VAR_CREATION	0
#define TSE_BUILD_AS_APPLICATION	0
#define OVERRIDE_GetGraphicsBitMapFromFV	0
#define OVERRIDE_CheckAdvShiftState	0
#define OVERRIDE_LaunchSecBootPathFromEnabledDevs	0
#define OVERRIDE_FramePasswordAdvancedCallback	0
#define OVERRIDE_TseLaunchFileSystem	0
#define TSE_DEFAULT_SETUP_PASSWORD_SUPPORT	0
#define RT_ACCESS_SUPPORT_IN_HPKTOOL	0
#define RT_ACCESS_FOR_EFIVARSTORE	0
#define DISABLE_ESC_IN_BBS	0
#define TSE_FOR_EDKII_SUPPORT	0
#define OVERRIDE_ESAInitFvHook	0
#define OVERRIDE_SetMessageBoxProgressType	0
#define OVERRIDE_SetResAndScreenBufferHook	0
#define TSE_RECALCULATE_LAYOUT_TO_MAX_RES	0
#define TSE_BEST_TEXT_GOP_MODE	0
#define TSE_SUPPORT_DEFAULT_FOR_STRING_CONTROL	1
#define TSE_SUPPORT_WRITE_CHAR_LAST_ROW_COLUMN	0
#define TSE_FULL_SCREEN_POST_SUPPORT	0
#define TSE_MOUSE_POST_TRIGGER_TIME	0x4c4b40
#define TSE_SKIP_ORPHAN_BOOT_ORDER_VARIABLE	0
#define TSE_ISOLATE_SETUP_DATA	1
#define TSE_WAIT_FOR_KEY_EVENT_BEFORE_READ	0
#define TSE_DISPLAY_FORMSET_PARSING_ERROR	0
#define TSE_CACHE_PLATFORM_LANG	0
#define TSE_RECOVERY_SUPPORT	0
#define ESA_RECONNECT_SUPPORT	1
#define OVERRIDE_TSEBreakInteractiveBbsPopup	0
#define TSE_BREAK_INTERACTIVE_BBS_POPUP	0
#define TSE_BOOT_TO_DISABLED_BOOT_OPTIONS	0
#define TSE_DEVICE_PATH_TO_TEXT_PROTOCOL_SUPPORT	0
#define REPORT_MAPPING_ID_CONFLITCS_IN_FILE	0
#define TSE_MAPPING_LANGUAGE_SKIP_NONSTORAGE_CONTROLS_CHECK	0
#define TSE_UEFI_26_FEATURES_SUPPORT	1
#define TSE_EFI_BROWSER_ACTION_FORM_OPEN_ON_PAGE_NAVIGATION_SUPPORT	1
#define SETUP_FORM_BROWSER_NESTED_SEND_FORM_SUPPORT	1
#define TSE_ENFORCE_SENDFORM_PARAM_CHECK	0
#define BIN_SUPPORT_IN_HPKTOOL	1
#define TSE_PAUSE_PROTOCOL_SUPPORT	1
#define TSE_USE_FILE_BROWSER_PROTOCOL	1
#define SW_SCHEMA_SETUP_DATA	AmiTsePkg/Core/em/AMITSE/SetupPackageSchema.xsd
#define TSE_BOARD_SOURCE_SUPPORT	1
#define TSE_ADVANCED_BIN_SUPPORT	1
#define HII_VERSION	0x2
#define APTIO_4_00	1
#define AMITSE_CryptoPkg_SUPPORT	1
#define AMITSE_AmiCryptoPkg_SUPPORT	1
#define SETUP_SUPPORT_PLATFORM_LANG_VAR	1
#define TSE_ONEOF_OPTIONS_CONDITION_SUPPORT	1
#define STYLE_COLOR_GRAYOUT	EFI_DARKGRAY
#define SETUP_STYLE_BIN_EZPORT	1
#define TSE_PRN_SCRN_KEY_SCAN	SCAN_F12
#define HOTCLICK_FULLSCREEN_SUPPORT	1
#define TSE_ADVANCED_SUPPORT	1
#define TSE_SEPERATE_EFI_LEGACY_OPTIONS	0
#define TSE_NVRAM_DEFAULTS_SUPPORT	1
#define MINIMUM_GIF_DELAY 	0x64
#define SETUP_USE_GRAPHICS_OUTPUT_PROTOCOL	1
#define TSE_USE_EDK_LIBRARY	0
#define SETUP_OEM_SPECIAL_CONTROL_SUPPORT	0
#define SETUP_USE_GUIDED_SECTION	0
#define TSE_MAX_DRIVE_NAME	0x33
#define TSE_BEST_HORIZONTAL_RESOLUTION	800
#define TSE_BEST_VERTICAL_RESOLUTION	600
#define TSE_LITE_SOURCES_SUPPORT	1
#define STYLE_CLEAR_SCREEN_COLOR	((UINT8)(EFI_BACKGROUND_BLUE) | EFI_WHITE)
#define UEFI_HII_2_1_SUPPORT	1
#define UEFI_SOURCES_SUPPORT	1
#define UEFI_2_1_SUPPORT	1
#define TSE_SUPPORT_VFRCOMPILE_1_88	0
#define TianoHII_SUPPORT	1
#define SETUP_FORM_BROWSER_SUPPORT	1
#define SETUP_STYLE_EZPORT	1
#define TSE_STYLE_SOURCES_SUPPORT	1
#define SETUP_STYLE_FULL_SCREEN	1
#define STYLE_FULL_MAX_ROWS	(UINT16)(31)
#define STYLE_FULL_MAX_COLS	(UINT16)(100)
#define STYLE_STD_MAX_ROWS	(UINT16)(24)
#define STYLE_STD_MAX_COLS	(UINT16)(80)
#define PAGEBORDER_FULL_X	(UINT16)(0)
#define PAGEBORDER_FULL_Y	(UINT16)(2)
#define PAGEBORDER_FULL_W	(UINT16)(STYLE_FULL_MAX_COLS)
#define PAGEBORDER_FULL_H	(UINT16)(STYLE_FULL_MAX_ROWS - 3)
#define FULL_VERTICAL_MAIN_DIVIDER	(UINT16)(STYLE_FULL_MAX_COLS*2/3)
#define FULL_HORIZONTAL_HELP_DIVIDER	(UINT16)(STYLE_FULL_MAX_ROWS/2)
#define TITLE_FULL_X	(UINT16)(0)
#define TITLE_FULL_Y	(UINT16)(0)
#define TITLE_FULL_W	(UINT16)(STYLE_FULL_MAX_COLS)
#define TITLE_FULL_H	(UINT16)(1)
#define MENU_FULL_X	(UINT16)(0)
#define MENU_FULL_Y	(UINT16)(1)
#define MENU_FULL_W	(UINT16)(STYLE_FULL_MAX_COLS)
#define MENU_FULL_H	0x1
#define HELPTITLE_FULL_X	0x0
#define HELPTITLE_FULL_Y	(UINT16)(PAGEBORDER_FULL_Y+PAGEBORDER_FULL_H)
#define HELPTITLE_FULL_W	(UINT16)(STYLE_FULL_MAX_COLS)
#define HELPTITLE_FULL_H	0x1
#define HELP_FULL_X	(UINT16)(FULL_VERTICAL_MAIN_DIVIDER+1)
#define HELP_FULL_Y	(UINT16)(PAGEBORDER_FULL_Y+1)
#define HELP_FULL_W	(UINT16)(PAGEBORDER_FULL_W - FULL_VERTICAL_MAIN_DIVIDER-2)
#define HELP_FULL_H	(UINT16)(FULL_HORIZONTAL_HELP_DIVIDER - PAGEBORDER_FULL_Y - 2)
#define MAIN_FULL_X	(UINT16)(PAGEBORDER_FULL_X+1)
#define MAIN_FULL_Y	(UINT16)(PAGEBORDER_FULL_Y+1)
#define MAIN_FULL_W	(UINT16)(FULL_VERTICAL_MAIN_DIVIDER - 2)
#define MAIN_FULL_H	(UINT16)(PAGEBORDER_FULL_H-2)
#define NAV_FULL_X	(UINT16)(FULL_VERTICAL_MAIN_DIVIDER+1)
#define NAV_FULL_Y	(UINT16)(FULL_HORIZONTAL_HELP_DIVIDER+1)
#define NAV_FULL_W	(UINT16)(PAGEBORDER_FULL_W - FULL_VERTICAL_MAIN_DIVIDER-2)
#define NAV_FULL_H	(UINT16)(PAGEBORDER_FULL_H - FULL_HORIZONTAL_HELP_DIVIDER)
#define PAGEBORDER_X	0x0
#define PAGEBORDER_Y	0x2
#define PAGEBORDER_W	(UINT16)(STYLE_STD_MAX_COLS)
#define PAGEBORDER_H	(UINT16)(STYLE_STD_MAX_ROWS - 3)
#define VERTICAL_MAIN_DIVIDER	(UINT16)(STYLE_STD_MAX_COLS*2/3)
#define HORIZONTAL_HELP_DIVIDER	(UINT16)(STYLE_STD_MAX_ROWS/2)
#define TITLE_X	(UINT16)(0)
#define TITLE_Y	(UINT16)(0)
#define TITLE_W	(UINT16)(STYLE_STD_MAX_COLS)
#define TITLE_H	(UINT16)(1)
#define MENU_X	(UINT16)(0)
#define MENU_Y	(UINT16)(1)
#define MENU_W	(UINT16)(STYLE_STD_MAX_COLS)
#define MENU_H	0x1
#define HELPTITLE_X	0x0
#define HELPTITLE_Y	(UINT16)(PAGEBORDER_Y+PAGEBORDER_H)
#define HELPTITLE_W	(UINT16)(STYLE_STD_MAX_COLS)
#define HELPTITLE_H	0x1
#define HELP_X	(UINT16)(VERTICAL_MAIN_DIVIDER+1)
#define HELP_Y	(UINT16)(PAGEBORDER_Y+1)
#define HELP_W	(UINT16)(PAGEBORDER_W - VERTICAL_MAIN_DIVIDER-2)
#define HELP_H	(UINT16)(HORIZONTAL_HELP_DIVIDER - PAGEBORDER_Y - 1)
#define MAIN_X	(UINT16)(PAGEBORDER_X+1)
#define MAIN_Y	(UINT16)(PAGEBORDER_Y+1)
#define MAIN_W	(UINT16)(VERTICAL_MAIN_DIVIDER - 2)
#define MAIN_H	(UINT16)(PAGEBORDER_H-1)
#define NAV_X	(UINT16)(VERTICAL_MAIN_DIVIDER+1)
#define NAV_Y	(UINT16)(HORIZONTAL_HELP_DIVIDER+1)
#define NAV_W	(UINT16)(PAGEBORDER_W - VERTICAL_MAIN_DIVIDER-2)
#define NAV_H	(UINT16)(PAGEBORDER_H - HORIZONTAL_HELP_DIVIDER)
#define PAGE_BGCOLOR	(UINT8)(EFI_BACKGROUND_LIGHTGRAY)
#define PAGE_FGCOLOR	(UINT8)(EFI_BLUE)
#define MAIN_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define MAIN_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define TITLE_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define TITLE_FGCOLOR	(UINT8)(EFI_WHITE)
#define MENU_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define MENU_FGCOLOR	(UINT8)(EFI_LIGHTGRAY)
#define SELECTED_MENU_BGCOLOR	(UINT8)(EFI_BACKGROUND_LIGHTGRAY)
#define SELECTED_MENU_FGCOLOR	(UINT8)(EFI_BLUE)
#define HELP_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define HELP_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define HELPTITLE_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define HELPTITLE_FGCOLOR	(UINT8)(EFI_LIGHTGRAY)
#define NAV_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define NAV_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define SCROLLBAR_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define SCROLLBAR_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define SCROLLBAR_UPARROW_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define SCROLLBAR_UPARROW_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define SCROLLBAR_DOWNARROW_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define SCROLLBAR_DOWNARROW_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define POPUP_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define POPUP_FGCOLOR	(UINT8)(EFI_WHITE)
#define FOCUS_COLOR	(UINT8)(EFI_WHITE)
#define LABEL_FOCUS_COLOR	(UINT8)(FOCUS_COLOR)
#define CONTROL_FOCUS_COLOR	(UINT8)(FOCUS_COLOR)
#define NON_FOCUS_COLOR	(UINT8)(PAGE_FGCOLOR)
#define LABEL_NON_FOCUS_COLOR	(UINT8)(NON_FOCUS_COLOR)
#define CONTROL_NON_FOCUS_COLOR	(UINT8)(NON_FOCUS_COLOR)
#define PAGE_LINK_COLOR	(UINT8)(PAGE_FGCOLOR)
#define EDIT_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define EDIT_FGCOLOR	(UINT8)(EFI_WHITE)
#define TEXT_COLOR	(UINT8)(EFI_DARKGRAY)
#define MEMO_COLOR	(UINT8)(EFI_BLACK)
#define FULL_STYLE_CONTROL_LEFT_MARGIN	0x25
#define FULL_STYLE_CONTROL_LEFT_PAD	0x2
#define FULL_STYLE_CONTROL_RIGHT_AREA_WIDTH	((UINT16)FULL_VERTICAL_MAIN_DIVIDER - FULL_STYLE_CONTROL_LEFT_MARGIN - FULL_STYLE_CONTROL_LEFT_PAD)
#define STYLE_CONTROL_LEFT_MARGIN	0x18
#define STYLE_CONTROL_LEFT_PAD	0x2
#define STYLE_CONTROL_RIGHT_AREA_WIDTH	((UINT16)VERTICAL_MAIN_DIVIDER - STYLE_CONTROL_LEFT_MARGIN - STYLE_CONTROL_LEFT_PAD)
#define FULL_STYLE_LABEL_LEFT_MARGIN	2
#define STYLE_LABEL_LEFT_MARGIN	2
#define STYLE_SCROLLBAR_ROLLOVER	1
#define STYLE_PAGE_FIRSTITEM_FOCUS	0
#define STYLE_SUBPAGE_FIRSTITEM_FOCUS	0
#define STYLE_HOTKEY_FAILSAFE	SCAN_F6
#define STYLE_SHADOW_SUPPORT	1
#define STYLE_SPACEKEY_INCREMENT	0x1
#define AhciRecovery_SUPPORT	1
#define AHCIREC_DRIVER_VERSION	0x7
#define ABAR_MEMORY_SIZE	0x10000
#define RECOVERY_DATA_PORT_ACCESS	0
#define IO_PORT_ADDRESS	0xfe00
#define ENABLE_AHCI_RECOVERY_TRACES	0x0
#define MAX_AHCI_CONTROLLER_DEVICE	0x6
#define OFFBOARD_AHCI_RECOVERY_SUPPORT	0x1
#define MAX_AHCI_RECOVERY_DEVICE_SUPPORTED	0xc
#define AHCI_MAXIMUM_PCI_ROOT_BRIDGE	0xc
#define Setup_SUPPORT	1
#define SHOW_ADVANCED_FORMSET	1
#define SHOW_CHIPSET_FORMSET	1
#define SHOW_SECURITY_FORMSET	1
#define SHOW_BOOT_FORMSET	1
#define SETUP_PASSWORD_LENGTH	0x14
#define DEFAULT_NUMLOCK_STATE	1
#define EXTERNAL_SHELL_SUPPORT	0
#define PASSWORD_MAX_SIZE	0x14
#define PASSWORD_MIN_SIZE	0x3
#define DEFAULT_LANGUAGE_CODE	en-US
#define FILTER_CUSTOM_LANGUAGE_CODES	1
#define AMI_CRYPTOPACKAGE_MODULE_REVISION	0x21
#define AmiCryptoPkg_DEBUG_LEVEL	EFI_D_INFO
#define CR_DXE_MAX_HEAP_SIZE	0x10000
#define CR_PEI_MAX_HEAP_SIZE	0xC000
#define E_CONST	0x01, 0x00, 0x01
#define PSS_SIG_SALTLEN	0x8
#define PKCS7_MUTEX_LOCK	0
#define FWKEY_FV_HEADER_GUID	{ 0x61C0F511, 0xA691, 0x4F54, { 0x97, 0x4F, 0xB9, 0xA4, 0x21, 0x72, 0xCE, 0x53 }}
#define CRYPTO_trace_level	0x1
#define SHA256_FAST	0x0
#define CONFIG_PEI_PKCS7	0x1
#define CONFIG_X509_CERTIFICATE_EXPIRATION	0x0
#define ASN1_BASE64_DECODE	0x0
#define MPDTable_CREATED	1
#define MICROCODE_SPLIT_BB_UPDATE	0
#define PACK_MICROCODE	1
#define MICROCODE_BLOCK_SIZE	0x800
#define ACPI_SUPPORT	1
#define ACPI_MODULE_VER	0x96
#define ACPI_DBG8_ASL_SUPPORT	1
#define T_ACPI_OEM_ID	ALASKA
#define T_ACPI_OEM_TBL_ID	A M I 
#define ACPI_OEM_REV	0x1072009
#define IO_APIC_BASE_ADDRESS_TOP	0xfed00000
#define S3_MEMORY_SIZE_PER_CPU	0x1000
#define ATAD_SUPPORT	0
#define ACPI_BUILD_TABLES_2_0	1
#define ACPI_ARM_BOOT_ARCH	0x0
#define FORCE_TO_ACPI1_SETUP_ENABLE	0
#define ACPI_APIC_TBL	1
#define IO_APIC_ID_READ_MASK	0xf000000
#define UPDATE_WSMT	1
#define FACP_BUILD	1
#define FPDT_BUILD	1
#define DSDT_BUILD	1
#define A_S3	1
#define A_S4	1
#define NMIs_QUANTITY	0x0
#define LOCAL_APIC_VERSION_PARAMETER	0x21
#define LAPIC_QUANTITY	0x2
#define LAPIC_0_INT_TYPE	0x3
#define LAPIC_0_POLARITY	0x1
#define LAPIC_0_TRIGGER_MODE	0x1
#define LAPIC_0_SOURCE_BUS_ID	0x0
#define LAPIC_0_SOURCE_BUS_IRQ	0x0
#define LAPIC_0_DEST_ID	0xff
#define LAPIC_0_DEST_LINTIN	0x0
#define LAPIC_1_INT_TYPE	0x1
#define LAPIC_1_POLARITY	0x1
#define LAPIC_1_TRIGGER_MODE	0x1
#define LAPIC_1_SOURCE_BUS_ID	0x0
#define LAPIC_1_SOURCE_BUS_IRQ	0x0
#define LAPIC_1_DEST_ID	0xff
#define LAPIC_1_DEST_LINTIN	0x1
#define IO_APIC_VERSION_PARAMETER	0x21
#define IRQ_00_OVERRIDE_ENABLE	1
#define IRQ_00_APIC_INT	0x2
#define IRQ_00_POLARITY	0x0
#define IRQ_00_TRIGGER_MODE	0x0
#define IRQ_01_OVERRIDE_ENABLE	0
#define IRQ_03_OVERRIDE_ENABLE	0
#define IRQ_04_OVERRIDE_ENABLE	0
#define IRQ_05_OVERRIDE_ENABLE	0
#define IRQ_06_OVERRIDE_ENABLE	0
#define IRQ_07_OVERRIDE_ENABLE	0
#define IRQ_08_OVERRIDE_ENABLE	0
#define IRQ_09_OVERRIDE_ENABLE	1
#define IRQ_09_APIC_INT	0x9
#define IRQ_09_POLARITY	0x1
#define IRQ_09_TRIGGER_MODE	0x3
#define IRQ_10_OVERRIDE_ENABLE	0
#define IRQ_11_OVERRIDE_ENABLE	0
#define IRQ_12_OVERRIDE_ENABLE	0
#define IRQ_13_OVERRIDE_ENABLE	0
#define IRQ_14_OVERRIDE_ENABLE	0
#define IRQ_15_OVERRIDE_ENABLE	0
#define FEC00000_APIC_AUTODETECT	1
#define PCI_BUS_APIC_AUTODETECT	0
#define USE_BOARD_INFO_APIC_DATA	0
#define SW_SMI_S4BIOS	0x0
#define ACPI_RSDT_TABLE_NUM	0x10
#define ACPI_INT_MODEL	0x0
#define ACPI_APIC_FLAGS	0x1
#define ACPI_IA_BOOT_ARCH	0x3
#define P_LVL2_LAT_VAL	0x65
#define P_LVL3_LAT_VAL	0x3e9
#define FLUSH_SIZE_VAL	0x400
#define FLUSH_STRIDE_VAL	0x10
#define FACS_FLAG_S4BIOS	0x0
#define FACS_FLAG_64BIT_WAKE_SUPPORTED	0x0
#define DEFAULT_SS4	0x1
#define DEFAULT_ACPI_LOCK_LEGACY_DEV	0x0
#define DEFAULT_SS3	0x1
#define DEFAULT_SS2	0x0
#define DEFAULT_SS1	0x0
#define DEFAULT_AUTO_ACPI	0x0
#define LOCK_LEGACY_RES_SETUP_ENABLE	1
#define FACP_FLAG_WBINVD	1
#define FACP_FLAG_WBINVD_FLUSH	0
#define FACP_FLAG_PROC_C1	1
#define FACP_FLAG_P_LVL2_UP	0
#define FACP_FLAG_PWR_BUTTON	0
#define FACP_FLAG_SLP_BUTTON	1
#define FACP_FLAG_FIX_RTC	0
#define FACP_FLAG_RTC_S4	1
#define FACP_FLAG_TMR_VAL_EXT	0
#define FACP_FLAG_RESET_REG_SUP	1
#define FACP_FLAG_SEALED_CASE	0
#define FACP_FLAG_HEADLESS	0
#define FACP_FLAG_CPU_SW_SLP	0
#define FACP_FLAG_USE_PLATFORM_CLOCK	0x1
#define FACP_FLAG_S4_RTC_STS_VALID	0x1
#define FACP_FLAG_REMOTE_POWER_ON_CAPABLE	0x1
#define FACP_FLAG_FORCE_APIC_CLUSTER_MODEL	0
#define FACP_FLAG_FORCE_APIC_PHYSICAL_DESTINATION_MODE	0
#define HW_REDUCED_ACPI	0
#define GTDT_BUILD	0
#define ARM_MADT_BUILD	0
#define MP_TABLE_LEGACY_REGION_LOCATION	1
#define MP_TBL_TMP_BUFFER_SIZE	0x1000
#define ACPI_THUNK_REAL_MODE_SEGMENT	0x1000
#define ACPI_THUNK_STACK_TOP	0x1000
#define IFDEF_ASL_SUPPORT	1
#define PM1A_EVT_BLK_ACCESS_SIZE	0x2
#define PM1A_CNT_BLK_ACCESS_SIZE	0x2
#define PM1B_EVT_BLK_ACCESS_SIZE	0x2
#define PM1B_CNT_BLK_ACCESS_SIZE	0x2
#define PM2_CNT_BLK_ACCESS_SIZE	0x1
#define PM_TMR_BLK_ACCESS_SIZE	0x3
#define GPE0_BLK_ACCESS_SIZE	0x1
#define GPE1_BLK_ACCESS_SIZE	0x1
#define AMIGOPPOLICY_VER	0x9
#define OEM_EDID_OVERRIDE_PROTOCOL_SUPPORT	1
#define POST_TIME_TUNING_SUPPORT	1
#define FAST_BOOT_SUPPORT	1
#define PTT_VER	0xa
#define MAX_SATA_DEVICE_COUNT	0x8
#define SKIP_TSE_HANDSHAKE	0
#define ALLOW_FIRST_FASTBOOT_IN_S4	1
#define USB_SKIP_TABLE	{{0, 0, 0, 0, 0, 0}}
#define FAST_BOOT_PCI_SKIP_LIST	{{0x01,0xFF},{0x03,0xFF},{0x06,0xFF}}
#define LAST_BOOT_FAIL_MECHANISM	1
#define OVERRIDE_FastBootLaunch	1
#define DEFAULT_FAST_BOOT	0
#define DEFAULT_SATA_SUPPORT_SETTING	0x1
#define DEFAULT_VGA_SUPPORT_SETTING	1
#define DEFAULT_USB_SUPPORT_SETTING	0x2
#define DEFAULT_PS2_SUPPORT_SETTING	1
#define DEFAULT_REDIRECTION_SUPPORT_SETTING	0
#define DEFAULT_NETWORK_STACK_SUPPORT_SETTING	0
#define SINGAL_ALL_DRIVERS_CONNECTED_EVENT	1
#define CALL_DISPATCHER_AGAIN_IN_FASTBOOT	1
#define IS_VALID_FASTBOOT_BOOT_OPTION_FUNC	IsValidFastBootOption
#define SUPPORT_RAID_DRIVER	0
#define FASTBOOT_NEED_RESTART	0
#define SKIP_USB_STORAGE	1
#define FAST_BOOT_SMI_SUPPORT	0
#define FastBootOption_SUPPORT	1
#define IS_CORRECT_BOOT_OPTION_FUNCTION	IsCorrectBootoption
#define GenericSio_SUPPORT	1
#define AMI_SIO_MAJOR_VERSION	0xa5
#define AMI_SIO_MINOR_VERSION	0x9
#define AMI_SIO_REVISION	0x1
#define AMI_SIO_VER_COMBINED	0x40ce
#define SIO_DEBUG_MESSAGES	0
#define SIO_SETUP_USE_APTIO_4_STYLE	0
#define SIO_SETUP_USE_UID_AS_NUMBERS	0
#define SIO_SETUP_LD_TYPE_ORDER	dsUART, dsCIR, dsLPT, dsPS2CK, dsPS2CM, dsPS2K, dsPS2M, dsFDC
#define IO_DECODE_RANGE_TABLE_SUPPORT	1
#define ISA_GEN_DEC_REG_COUNT	0x4
#define NUMBER_OF_SIO	0x1
#define PCI_BUS_MAJOR_VER	0xa5
#define PCI_BUS_MINOR_VER	0x1
#define PCI_BUS_REVISION	0x10
#define PCI_BUS_VER_COMBINED	0x408e
#define HOTPLUG_APPLY_PADDING_ANYWAY	0
#define PCI_EXPRESS_GEN2_SUPPORT	0
#define PCI_EXPRESS_GEN3_SUPPORT	0
#define PCIE_LINK_TRAINING_POLLING_COUNT	0x1f4
#define PCI_FIXED_BUS_ASSIGNMENT	0
#define PCI_DEV_REVERSE_SCAN_ORDER	0
#define PCI_4K_RESOURCE_ALIGNMENT	1
#define PCI_DEVICE_IO_RESOURCE_THRESHOLD	0xffff
#define PCI_DEVICE_32BIT_RESOURCE_THRESHOLD	0xffffffff
#define PCI_CARD_BUS_BRG_MMIO_PADDING_LEN	0x2000000
#define PCI_CARD_BUS_BRG_MMIO_PADDING_ALN	0x1ffffff
#define PCI_CARD_BUS_BRG_IO_PADDING_LEN	0x1000
#define PCI_CARD_BUS_BRG_IO_PADDING_ALN	0xfff
#define ABOVE_4G_PCI_DECODE	1
#define ABOVE_4G_PCI_DECODE_DEFAULT_VALUE	0
#define SETUP_SHOW_ABOVE_4G_DECODE	1
#define SRIOV_SUPPORT_DEFAULT_VALUE	0
#define RT8111_ON_BOARD_BAD_ROM_BAR	0
#define SETUP_SHOW_SRIOV_SUPPORT	1
#define SETUP_SHOW_HOTPLUG_SUPPORT	1
#define SETUP_SHOW_PCEX_S3_SCRIPT	0
#define SETUP_SHOW_RESET_VC_MAPPING	0
#define SETUP_SHOW_PCIE_FORM	1
#define SETUP_SHOW_PCIE2_FORM	1
#define SETUP_SHOW_HOTPLUG_FORM	1
#define PCI_MMIO_RES_TOP_ALLIGN	0
#define PCI_AMI_COMBINE_MEM64_PMEM	0
#define PCI_IO32_SUPPORT	0
#define PCI_T_RST	0x3e8
#define PCI_T_RST_RECOVERY	0x186a0
#define PCI_BUS_DEBUG_MESSAGES	0
#define PCI_BUS_SKIP_BRG_RECURSIVELY	0
#define PCI_SETUP_USE_APTIO_4_STYLE	0
#define PCI_SETUP_SHOW_NOT_FOUND_ONBOARD_DEVICES	0
#define PCI_SETUP_SHOW_SLOTS_FIRST	1
#define PCI_SETUP_SORT_ONBOARD	0x2
#define PCI_BUS_IGNORE_OPTION_ROM	0
#define PCI_BUS_USE_PCI_PCIIO_FOR_OPTION_ROM	0
#define PCI_RB_COMBINE_MEM_PMEM_RESET	0
#define LAUNCH_COMMON_INIT_ROUTINE_FIRST	0
#define DONT_UPDATE_RB_RES_ASL	0
#define DONT_UPDATE_PEBS_IN_AML	0
#define DONT_UPDATE_RB_UID_IN_ASL	0
#define AMI_MAX_NUMBER_OF_PCI_SEGMENTS	0x1
#define PCI_WRITE_VID_DID	1
#define CPU_MAX_IO_SIZE	0x10000
#define BoardPciRes_SUPPORT	1
#define PS2KBDPEI_SUPPORT	0
#define PS2MOUSE_SUPPORT	1
#define PS2KBD_SUPPORT	1
#define KBC_AUTODETECT_PORTS	0
#define BLOCK_KBC_PIN_22_23_BIT	1
#define LEDS_AT_STARTUP	0x2
#define KBC_BASIC_ASSURANCE_TEST	1
#define KBD_MS_IRQ_SUPPORT	0
#define IBFREE_TIMEOUT	0x12c
#define MAXIMUM_TIMEOUT_FOR_IBFREE	0x1388
#define CLEAR_PS2KB_BUFFER_AT_READYTOBOOT	0
#define CHECK_BDA_KEYBOARD_BUFFER	1
#define CLEAR_PENDING_KEYS_IN_PS2	0
#define TIMEOUT_FOR_1BYTE_MOUSEPACKET_READ	0x32
#define TIMEOUT_FOR_REM_MOUSEPACKET_READ	0x64
#define Terminal_SUPPORT	1
#define SERIALIO_PCI_SERIAL_SUPPORT	0
#define DISABLE_TERMINAL_FOR_SCT_TEST	0x0
#define TOTAL_SIO_SERIAL_PORTS	0x1
#define TOTAL_SERIAL_PORTS	0x1
#define PCI_SERIAL_PORT_0_INDEX	0x1
#define PCI_SERIAL_PORT_1_INDEX	0x2
#define PCI_SERIAL_PORT_2_INDEX	0x3
#define PCI_SERIAL_PORT_3_INDEX	0x4
#define UART_DEFAULT_BAUD_RATE	0x1c200
#define UART_DEFAULT_BAUD_RATE_INDEX	0x7
#define UART_DEFAULT_DATA_BITS	0x8
#define UART_DEFAULT_PARITY	0x1
#define UART_DEFAULT_STOP_BITS	0x1
#define UART_DEFAULT_FLOW_CONTROL	0x0
#define DEFAULT_TERMINAL_TYPE	0x3
#define PCI_UART_INPUT_CLOCK	0x1c2000
#define COM1_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM2_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM3_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM4_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM5_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM6_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM7_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM8_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM9_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI0_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI1_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI2_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI3_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define DEFAULT_DEBUGGER_CONSOLE_REDIRECTION_ENABLE	1
#define DEFAULT_ACPI_SPCR_COM_PORT	0x0
#define DEFAULT_ACPI_SPCR_TABLE_TERMINAL_TYPE	0x2
#define EXTENDED_RESOLUTION_ENABLE	0
#define VTUTF8_ENABLE	1
#define RECORDER_MODE_ENABLE	0
#define MAX_FAILURES_ALLOWED	0x5
#define TIMEOUT_FOR_DETERMINING_LONE_ESC_CHAR	0x989680
#define NUMBER_OF_TIME_FOR_ESC_SEQUENCE_CHECKING	0x14
#define UART_FIFO_SIZE	0x40
#define REFRESH_SCREEN_KEY	0x12
#define ASCII_CONTROL_CODE_SUPPORT	1
#define SPCR_ACPI_OEM_ID	A M I 
#define SPCR_ACPI_OEM_TBL_ID	APTIO V
#define spcr_interface_type	0x0
#define spcr_addr_spc_id	0x1
#define spcr_addr_bit_width	0x8
#define spcr_addr_bit_offset	0x0
#define spcr_access_size	0x0
#define spcr_interrupt_type	0x3
#define spcr_parity	0x0
#define spcr_stop_bits	0x1
#define spcr_pci_device_id	0xffff
#define spcr_pci_vendor_id	0xffff
#define spcr_pci_bus_number	0x0
#define spcr_pci_device_number	0x0
#define spcr_pci_function_number	0x0
#define spcr_pci_flags	0x0
#define spcr_pci_segment	0x0
#define SERIAL_WRITE_ERROR_CHECK	1
#define MAXIMUM_SERIAL_WRITE_ERROR_COUNT	0xa
#define CLEAR_TERMINAL_KB_BUFFER_AT_READYTOBOOT	0
#define OEM_ESC_SEQUENCES	1
#define INSTALL_LEGACY_OS_THROUGH_REMOTE	0
#define DONT_SEND_ASCII_CONTROL_PRINTABLE_CHARACTERS	0
#define DISABLE_PCI_REDIRECTION_ON_ACPI_ENABLE_DISABLE	0
#define SERIAL_MOUSE_DETECTION	0
#define EFI_SIO_PROTOCOL_SUPPORT	0
#define TERMINAL_HOTKEY_POST_MSG	0
#define MAX_DATA_READ_RETRY_COUNT	0x0
#define AMIUSB_SUPPORT	1
#define USB_DRIVER_MAJOR_VER	0x14
#define UHCI_SUPPORT	1
#define OHCI_SUPPORT	1
#define EHCI_SUPPORT	1
#define XHCI_SUPPORT	1
#define USB_HOTPLUG_FDD	0
#define USB_HOTPLUG_HDD	0
#define USB_HOTPLUG_CDROM	0
#define HIDE_USB_SUPPORT_SETUP_QUESTION	1
#define KBC_EMULATION_8MSTD_OVERRIDE	0x19
#define KEY_REPEAT_DELAY	0x2
#define KEY_REPEAT_INITIAL_DELAY	0x6
#define USB_KEYREPEAT_INTERVAL	0
#define USB_EHCI_HANDOFF_SUPPORT	1
#define XHCI_EVENT_SERVICE_MODE	0x0
#define USB_DIFFERENTIATE_IDENTICAL_DEVICE_NAME	0
#define USB_MASS_STORAGE_DEVICE_NAME	0x0
#define HIDE_USB_HISPEED_SUPPORT_SETUP_QUESTION	1
#define USB_INTERRUPT_POLLING_PERIOD	80000
#define USB_OHCI_HANDOFF_SUPPORT	0
#define HIDE_USB_XHCI_LEGACY_SUPPORT_SETUP_QUESTION	1
#define USB_SETUP_VARIABLE_RUNTIME_ACCESS	0
#define DEFAULT_XHCI_HANDOFF_OPTION	1
#define USB_STORAGE_DEVICE_RMB_CHECK	1
#define USB_IRQ_SUPPORT	0
#define USB_RESET_PORT_POLICY	1
#define USB_HOST_SYSTEM_ERRORS_SUPPORT	1
#define USB_DEV_KBD	1
#define USB_DEV_MOUSE	1
#define USB_DEV_HUB	1
#define USB_DEV_MASS	1
#define USB_DEV_POINT	1
#define MEM_PAGE_COUNT	0x8
#define USB_SEND_COMMAND_TO_KBC	0x60
#define USB_MOUSE_UPDATE_EBDA_DATA	1
#define EHCI_64BIT_DATA_STRUCTURE	1
#define EHCI_ASYNC_BELL_SUPPORT	0
#define USB_DEV_HID_COUNT	0xf
#define USB_DEV_HUB_COUNT	0xc
#define USB_DEV_MASS_COUNT	0x6
#define USB_DEV_CCID	0
#define USB_DEV_CCID_COUNT	0x6
#define USE_T0_T1_PROTOCOL	0x1
#define CCID_USE_INTERRUPT_INSERTION_REMOVAL	0x1
#define USB_DEV_UNSUPPORTED	0x10
#define USB_START_UNIT_BEFORE_MSD_ENUMERATION	0
#define USB_DEBUG_MESSAGES	0x0
#define TopDebugLevel	0x3
#define BottomDebugLevel	0x3
#define USB_MASS_EMULATION_NATIVE	1
#define USB_MASS_EMULATION_FOR_NO_MEDIA	1
#define MAX_SIZE_FOR_USB_FLOPPY_EMULATION	0x212
#define REMOVE_USB_STORAGE_FROM_BBS_IF_NO_MEDIA	0
#define HIGHSPEED_MAX_BULK_DATA_SIZE	0x4000
#define FULLSPEED_MAX_BULK_DATA_SIZE_PER_FRAME	0x380
#define EXTRA_CHECK_DEVICE_READY	0
#define USB_HID_KEYREPEAT_USE_SETIDLE	0x0
#define USB_EFIMS_DIRECT_ACCESS	0
#define BOOT_PROTOCOL_SUPPORT	0
#define CLEAR_USB_KB_BUFFER_AT_READYTOBOOT	0
#define SKIP_CARD_READER_CONNECT_BEEP_IF_NO_MEDIA	0
#define PCH_EHCI_OWNERSHIP_CHANGE_MECHANISM	0
#define LEGACY_USB_DISABLE_FOR_USB_MASS	0
#define XHCI_COMPLIANCE_MODE_WORKAROUND	1
#define EFI_USB_HC_INTERRUPT_OUT_SUPPORT	1
#define USB_ACPI_ENABLE_WORKAROUND	1
#define USB_IAD_PROTOCOL_SUPPORT	0
#define USB_ISOCTRANSFER_SUPPORT	1
#define UINT13_SUPPORT	1
#define USB_I13_DRIVER_VERSION	0x1
#define USBPEI_SUPPORT	1
#define UHCI_PEI_SUPPORT	0
#define OHCI_PEI_SUPPORT	0
#define PEI_UHCI_IOBASE	0x4000
#define PEI_UHCI_PCI_DEVICES	{0}
#define PEI_EHCI_PCI_BDFS	{0x1A0000, 0x1D0000}
#define PEI_EHCI_MEM_BASE_ADDRESSES	{0xDFFFF000, 0xDFFFFC00}
#define PEI_OHCI_IOBASE	0xfc087000
#define PEI_XHCI_MMIOSIZE	0x10000
#define PEI_USB_RECOVERYREQUEST_RETRIES	0x2
#define PEI_USB_RECOVERYREQUEST_TIMEOUT	0x1e
#define PEI_USB_RECOVERYREQUEST_KEY_MODIIFIER_VALUES	8, 4,
#define PEI_USB_RECOVERYREQUEST_KEY_EFISCANCODE	0x5
#define PEI_USB_KEYBOARD_NUMLOCK_ON	1
#define USBR_OHCI_CONTROLLER_PCI_ADDRESS	{0x0, 0x12, 0x0},{0x0, 0x12, 0x1},{0x0, 0x13, 0x0},{0x0, 0x13, 0x1},{0x0, 0x14, 0x5},
#define USBR_OHCI_CONTROLLER_PCI_REGISTER_VALUE	{ 32, 0x40, 0x300, 0x0 }, { 32, 0xc, 0x2010, 0x0 }, { 32, 0x4, 0x6, 0x0 },
#define USB_PEI_KEYBOARD_SUPPORT	0
#define PEI_USB_HOST_SYSTEM_ERRORS_SUPPORT	1
#define AmiUsbLib_SUPPORT	1
#define AmiBoardInfo_SUPPORT	1
#define AMI_BOARD_INFO_MAJOR_VERSION	0x1
#define AMI_BOARD_INFO_MINOR_VERSION	0x0
#define AMI_BOARD_VER_COMBINED	0x64
#define Recovery_SUPPORT	1
#define RECOVERY_ROM	KGBIA20.rom
#define RECOVERY_SCAN_RETRIES	0x3
#define RECOVERY_DEVICE_ORDER	BLOCK,SERIAL,
#define FORCE_RECOVERY	0
#define OFFSET_TO_ADDRESS(Offset)	(0xFFFFFFFF - FLASH_SIZE + (Offset) + 1)
#define REFLASH_INTERACTIVE	1
#define REFLASH_UPDATE_NVRAM_CONTROL	1
#define REFLASH_UPDATE_NVRAM	1
#define REFLASH_UPDATE_MAIN_BLOCK	1
#define GetFirmwareVersion	GetVersionFromFid
#define SETUP_FIRMWARE_UPDATE	0
#define REFLASH_DEFINITIONS_SUPPORT	0
#define PRESERVE_FFS	0
#define FLASH_UPDATE_BATTERY_THRESHOLD	0x32
#define DISABLE_FLASH_UPDATE_WITH_NO_AC	0
#define REFLASH_IMAGE_EXTRA_CHECK	0
#define NTFS_NAME_CORRECTION	0
#define EXFATRecovery_SUPPORT	1
#define SEARCH_PATH	0
#define RECOVERY_PATH	Recovery/BIOS/
#define MATCH_VOLUME_NAME	0
#define FtRecovery_SUPPORT	0
#define SerialRecovery_SUPPORT	0
#define ENABLE_SERIAL_RECOVERY_TRACES	0
#define IdeRecovery_SUPPORT	0
#define SMM_SUPPORT	1
#define AMI_SECUREBOOTPKG_MODULE_REVISION	0x4
#define AmiSecureBootLib_SUPPORT	1
#define SecureBootLib_DEBUG_LEVEL	EFI_D_INFO
#define CSM_SUPPORT	1
#define CSM16_VERSION_MAJOR	0x7
#define CSM16_VERSION_MINOR	0x52
#define CSM_VERSION_BUILD	0xc
#define AGGRESSIVELY_JOINED_E820_ENTRIES	0
#define PMM_LOMEM_SIZE	0x30000
#define PMM_HIMEM_SIZE	0x9600000
#define LEGACY_TO_EFI_DEFAULT	0
#define LEGACY_TO_EFI_BOOT_BUFFER_SIZE	0x300000
#define OPROM_MAX_ADDRESS	0xe7fff
#define SKIP_EARLY_BCV_DEVICES	{0x3f20105a}
#define INT15_D042_SWSMI	0x44
#define USB_SWSMI	0x31
#define CSM_SET_ZIP_EMULATION_TYPE	0
#define CSM_CREATES_ATA_ATAPI_STRINGS	1
#define MAX_ADDITIONAL_P2P_BRIDGES	0x20
#define INTERRUPTS_TO_PRESERVE	{0x13, 0x40, 0x08}
#define CSM_DEFAULT_VMODE_SWITCHING	0x0
#define CSM_ALLOW_LARGE_OPROMS	0
#define CSM_KEEP_BOOT_HDD_ORDER	0
#define INT10_VESA_GO_SUPPORT	1
#define INT10_VGA_GO_SUPPORT	0
#define INT10_SIMPLE_TEXT_SUPPORT	1
#define INT10_TRUST_EDID_INFORMATION	1
#define CSMSETUP_ENABLE_ALL_BOOT_OPTIONS	0x0
#define CSMSETUP_LEGACY_ONLY_BOOT_OPTIONS	0x1
#define CSMSETUP_UEFI_ONLY_BOOT_OPTIONS	0x2
#define CSMSETUP_SKIP_OPROMS	0x0
#define CSMSETUP_UEFI_ONLY_OPROMS	0x1
#define CSMSETUP_LEGACY_ONLY_OPROMS	0x2
#define DEFAULT_MASS_STORAGE_OPROM_POLICY	0x1
#define IntelClientCommonPkg_SUPPORT	1
#define TRACE_HUB_STATUS_CODE_SUPPORT	1
#define TRACE_HUB_ENABLE_REG	0x83
#define IntelClientCommonPkg_Tools_SUPPORT	1
#define CLIENTCOMMONPKG_UNIVERSAL_SUPPORT	1
#define IsvtCheckpointDxe_SUPPORT	0
#define IntelClientSiliconPkg_SUPPORT	1
#define CMOS_MANAGER_SUPPORT	1
#define CMOS_MANAGER_SOURCE_VERSION	0x29
#define CMOS_RTC_STATUS_REGISTER	0xd
#define CMOS_DIAGNOSTIC_STATUS_REGISTER	0xe
#define CSMI	0x61
#define FULL_CMOS_MANAGER_DEBUG	0
#define FIRST_MANAGED_CMOS_ADDRESS	0x40
#define CMOS_MGR_RECOVER_ONLY_CHECKUMMED	0
#define CMOS_MGR_RECOVER_IN_PEI	1
#define CMOS_SEC_SUPPORT	0
#define CMOS_MANAGER_ASL_SUPPORT	0
#define CMOS_USES_STANDARD_RANGE_ACCESS	1
#define CMOS_BANK0_INDEX	0x70
#define CMOS_BANK0_DATA	0x71
#define CMOS_BANK1_INDEX	0x72
#define CMOS_BANK1_DATA	0x73
#define CMOS_MGR_SET_NMI_BIT	1
#define CMOS_NMI_BIT_VALUE	0x80
#define CMOS_BASED_API_SUPPORT	1
#define CMOS_BASED_API_INDEX	0x70
#define CMOS_BASED_API_DATA	0x71
#define CMOS_ACCESS_API_BYTE3	0x42
#define CMOS_SETUP_SUPPORT	0
#define CMOS_MESSAGES_SUPPORT	0
#define CMOS_USES_STANDARD_IS_FIRST_BOOT	1
#define CMOS_USES_STANDARD_IS_BSP	1
#define CMOS_USES_STANDARD_IS_CMOS_USABLE	1
#define CMOS_USES_STANDARD_IS_COLD_BOOT	1
#define CryptoPkg_MAJOR_VERSION	0x1c
#define CryptoPkg_MINOR_VERSION	0x1
#define DISABLE_STDLIB_WRAPPER_METHODS	0
#define BUILD_OPENSSL_WITH_SOCKET	0
#define BUILD_EDKII_PEI_CRYPT_LIB	1
#define GET_FROM_STD_DEFAULT	1
#define SET_CACHED_VARIABLE	0
#define INTEL_FIT_SUPPORT	1
#define INTEL_FIT_SIZE	0x400
#define FV_MICROCODE_BASE	0xffd20000
#define FV_MICROCODE_BINARY_BASE	0xffd20400
#define BIOS_STARTING_ADDRESS	0xffa00000
#define FITEntryPointToOtherFVBBRomAddress	0x0
#define BOOT_GUARD_PEI_SUPPORT	0
#define FIT_HOOK_SUPPORT	1
#define VERIFY_FW_BOOT_GUARD_SUPPORT	0
#define BOOT_GUARD_KEYS_SUPPORT	1
#define FlashSmiSupport	1
#define FlashSmiLinksSupport	1
#define OFBD_SW_SMI_VALUE	0x26
#define OFBD_VERSION	0x210
#define SecureBoot_SUPPORT	1
#define SecureBootDXE_Support	1
#define SECURE_BOOT_MODULE_REVISION	0x1c
#define DEFAULT_SECURE_BOOT_ENABLE	0
#define DEFAULT_SECURE_BOOT_MODE	1
#define DEFAULT_PROVISION_SECURE_VARS	0
#define PRESERVE_SECURE_VARIABLES	1
#define CUSTOMIZED_SECURE_BOOT_DEPLOYMENT	0
#define DEFAULT_SECURE_BOOT_DEPLOYED_MODE	0
#define SECUREBOOT_MODE_CHANGE_RESET_REQUIRED	0
#define SECUREBOOT_AUDIT_MODE_CUSTOMIZATION	0
#define CUSTOMIZED_SECURE_BOOT_DEPLOYMENT_SETUP	0
#define SECUREBOOT_DEVICE_GUARD_READY_SETUP	1
#define ENABLE_IMAGE_EXEC_POLICY_OVERRIDE	1
#define LOAD_FROM_FV	0x0
#define LOAD_FROM_OROM	0x4
#define LOAD_FROM_REMOVABLE_MEDIA	0x4
#define LOAD_FROM_FIXED_MEDIA	0x4
#define SecureBoot_DEBUG_LEVEL	EFI_D_INFO
#define AuthVariable_SUPPORT	1
#define USER_MODE_POLICY_OVERRIDE	1
#define SELF_SIGNED_CERTIFICATE_IN_PRIVATE_VARIABLES	0
#define ImageVerification_SUPPORT	1
#define SecureMod_SUPPORT	1
#define SECURE_FLASH_MODULE_REVISION	0x1a
#define FWCAPSULE_FILE_FORMAT	0x0
#define FWCAPSULE_CERT_FORMAT	0x0
#define FWCAPSULE_MAX_PAYLOAD_SIZE	0x600000
#define FWCAPSULE_IMAGE_SIZE	0x604000
#define ENABLE_SECURE_FLASH_INFO_PAGE	1
#define SecureMod_DEBUG_LEVEL	EFI_D_INFO
#define SecFlashUpd_SUPPORT	1
#define FlashUpdatePolicy	0x7
#define BBUpdatePolicy	0x7
#define IGNORE_IMAGE_ROLLBACK	0
#define IGNORE_RUNTIME_UPDATE_IMAGE_REVISION_CHECK	0
#define IGNORE_FID_FW_VERSION_GUID_CHECK	1
#define FWCAPSULE_RECOVERY_SUPPORT	1
#define FLASH_LOCK_EVENT_NOTIFY	1
#define SecSMIFlash_SUPPORT	1
#define NEW_BIOS_MEM_ALLOC	0x1
#define FWCAPSULE_S4_SHUTDOWN_SUPPORT	0
#define INSTALL_SECURE_FLASH_SW_SMI_HNDL	0
#define SwSmi_LoadFwImage	0x1d
#define SwSmi_GetFlashPolicy	0x1e
#define SwSmi_SetFlashMethod	0x1f
#define FWKEY_FILE_SIZE	0x20
#define BUILT_IN_SHELL_SUPPORT	1
#define SMBIOS_SUPPORT	1
#define AMI_SMBIOS_MODULE_VERSION	0x6f
#define SMBIOS_2X_MAJOR_VERSION	0x2
#define SMBIOS_2X_MINOR_VERSION	0x8
#define SMBIOS_3X_MAJOR_VERSION	0x3
#define SMBIOS_3X_MINOR_VERSION	0x1
#define SMBIOS_DOC_VERSION	0x1
#define SMBIOS_SPEC_VERSION	0x137
#define SMBIOS_DYNAMIC_UPDATE_TPL	0x8
#define SMBIOS_2X_SUPPORT	1
#define SMBIOS_3X_SUPPORT	1
#define SMBIOS_TABLE_ADDRESS_LIMIT	0
#define SMBIOS_TABLES_BUILD_TYPE	0
#define PRODUCER_HANDLE_ELEMENTS	0x200
#define AMI_SMBIOS_PROTOCOL_ENABLE	1
#define SMBIOS_DMIEDIT_DATA_LOC	0x2
#define SMBIOS_PRESERVE_NVRAM	1
#define ADD_STRUCTURE_LOCATION	1
#define WRITE_STRUCTURE_HANDLE_POLICY	1
#define SMBIOS_UPDATE_POLICY	0
#define UPDATE_BASEBOARD_TYPE2	0
#define UPDATE_SYSTEM_CHASSIS_TYPE3	0
#define UPDATE_SLOT_TYPE9	1
#define UPDATE_ONBOARD_DEV_TYPE10	1
#define UPDATE_DEVICE_EXT_TYPE41	1
#define DYNAMIC_UPDATE_TYPE0_EC_VERSION	0
#define NO_OF_PROCESSOR_SOCKETS	0x1
#define NUMBER_OF_SYSTEM_SLOTS	0x5
#define A1_MEMORY_SOCKETS	0x4
#define SMBIOS_DYNAMIC_UPDATE_POLICY	0
#define SORT_SMBIOS_TABLE_BY_TYPE	0
#define CONVERT_TYPE4_V2X_TO_V3X	0
#define MANUFACTURER_ID_CODE	{{6, 0xf1, "InnoDisk Corporation"}, {0, 0, "Undefined"}}
#define SMBIOS_DEFAULT_LANGUAGE	"en-US"
#define SMBIOS_SUPPORTED_LANGUAGES	"en-US"
#define SMBIOS_STATIC_DATA_SUPPORT	1
#define TYPE0_STRUCTURE	1
#define TYPE1_STRUCTURE	1
#define SMBIOS_UUID	{0,2,0,3,0,4,0,5,0,6,0,7,0,8,0,9}
#define BASE_BOARD_INFO	1
#define TYPE2_STRUCTURE	0x1
#define NUMBER_OF_BASEBOARDS	0x1
#define NUMBER_OF_OBJECT_HANDLES	0x0
#define SYS_CHASSIS_INFO	1
#define TYPE3_STRUCTURE	0x1
#define NUMBER_OF_SYSTEM_CHASSIS	0x1
#define ELEMENT_COUNT_1	0x0
#define ELEMENT_COUNT_2	0x0
#define ELEMENT_COUNT_3	0x0
#define ELEMENT_COUNT_4	0x0
#define ELEMENT_COUNT_5	0x0
#define ELEMENT_LEN_1	0x3
#define ELEMENT_LEN_2	0x3
#define ELEMENT_LEN_3	0x3
#define ELEMENT_LEN_4	0x3
#define ELEMENT_LEN_5	0x3
#define CONT_ELEMENT_1	{0,0,0}
#define CONT_ELEMENT_2	{0,0,0,0,0,0}
#define CONT_ELEMENT_3	{0,0,0,0,0,0,0,0,0}
#define CONT_ELEMENT_4	{0,0,0,0,0,0,0,0,0,0,0,0}
#define CONT_ELEMENT_5	{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}
#define TYPE4_STRUCTURE	0x0
#define MEM_CTRL_INFO	0
#define TYPE5_STRUCTURE	0x0
#define MEM_MODULE_INFO	0
#define TYPE6_STRUCTURE	0x0
#define EXTERNAL_CACHE_INFORMATION	0
#define TYPE7_STRUCTURE	0x0
#define PORT_CONNECTOR_INFO	1
#define TYPE8_STRUCTURE	0x1
#define TYPE9_STRUCTURE	0x1
#define ONBOARD_DEVICE_INFO	1
#define TYPE10_STRUCTURE	0x1
#define NUMBER_OF_ONBOARD_DEVICES	0x1
#define OEM_STRING_INFO	1
#define TYPE11_STRUCTURE	0x1
#define NUMBER_OF_OEM_STRINGS	0x1
#define SYSTEM_CONFIG_OPTION_INFO	1
#define TYPE12_STRUCTURE	0x1
#define NUMBER_OF_SYSTEM_CONFIG_STRINGS	0x1
#define BIOS_LANGUAGE_INFO	1
#define BIOS_LANGUAGE_FORMAT	0
#define TYPE15_STRUCTURE	0x0
#define FLASH_MEMORY_ARRAY_INFO	0
#define MEMORY_ERROR_INFO	0
#define MEMORY_DEVICE_INFO	1
#define BUILTIN_POINTING_DEVICE_INFO	0
#define TYPE21_STRUCTURE	0x0
#define PORTABLE_BATTERY_INFO	0
#define TYPE22_STRUCTURE	0x0
#define SYSTEM_RESET_INFO	0
#define TYPE23_STRUCTURE	0x0
#define HARDWARE_SECURITY_INFO	0
#define TYPE24_STRUCTURE	0x0
#define SYSTEM_POWER_CONTROLS_INFO	0
#define TYPE25_STRUCTURE	0x0
#define OUT_OF_BAND_REMOTE_ACCESS_INFO	0
#define TYPE30_STRUCTURE	0x0
#define BIS_INFO	0
#define TYPE31_STRUCTURE	0x0
#define TYPE32_STRUCTURE	0x1
#define SIXTY_FOURBIT_MEMORY_ERROR_INFO	0
#define TYPE33_STRUCTURE	0x0
#define TYPE34_STRUCTURE	0x1
#define MEMORY_CHANNEL_INFO	0
#define TYPE37_STRUCTURE	0x0
#define NUMBER_OF_MEMORY_CHANNELS	0x2
#define IPMI_DEVICE_INFO	0
#define TYPE38_STRUCTURE	0x0
#define TYPE39_STRUCTURE	0x1
#define NUMBER_OF_POWER_SUPPLY	0x1
#define ADDITIONAL_INFO	0
#define TYPE40_STRUCTURE	0x0
#define ADDITIONAL_INFO_COUNT	0x3
#define ONBOARD_DEVICE_EXTENDED_INFO	1
#define TYPE41_STRUCTURE	0x1
#define ONBOARD_DEVICE_EXT_COUNT	0x3
#define INTEL_ASF	0
#define TYPE129_STRUCTURE	0x0
#define TYPE240_STRUCTURE	0x0
#define TYPE241_STRUCTURE	0x0
#define SMBIOS_STATIC_DATA_DT_SUPPORT	0
#define PROCESSOR_DMIEDIT_SUPPORT	1
#define SmbiosDMIEdit_SUPPORT	1
#define DmiEditSmm_Support	1
#define NonSmiDmiEdit_Support	0
#define DMI_ARRAY_COUNT	0x100
#define REGISTER_SW_SMI_FN50	1
#define REGISTER_SW_SMI_FN51	1
#define REGISTER_SW_SMI_FN52	1
#define REGISTER_SW_SMI_FN53	1
#define FLASH_BB_BASE_ADDR	0xffea0000
#define INTEL_ARCH_SUPPORT	1
#define DMIEDIT_DEBUG_TRACE	1
#define DMIEDIT_SSI_SUPPORT	0
#define SmbiosRecoveryDMIEdit_SUPPORT	1
#define SmbiosFlashData_SUPPORT	0
#define SMI_FLASH_INTERFACE_VERSION	0xe
#define PRESERVE_PASSWORDS	0
#define AFU_BUFFER_IN_SHADOW	0
#define RECOVERY_PRESERVE_VARS_IN_SMM	1
#define NVRAM_MIGRATION	1
#define CRB_SUPPORT	1
#define PROJECT_MAJOR_VERSION	0x2
#define PROJECT_MINOR_VERSION	0x0
#define PROJECT_TAG	KGBIA
#define BIOS_TAG	KGBIA20
#define AMI_ROM	KGBIA20.rom
#define MATCH_BOOT_OPTION_BY_LOCATION	0
#define Capsule_SUPPORT	1
#define FV_MICROCODE_SIZE	0xafc00
#define PCI_OUT_OF_RESOURCE_SETUP_SUPPORT	1
#define PCI_DEVICE_64BIT_RESOURCE_THRESHOLD	0x1000000000
#define PMM_EBDA_LOMEM_SIZE	0x40000
#define DEFAULT_CSM_LAUNCH_POLICY	0x0
#define DEFAULT_BOOT_OPTION_FILTERING_POLICY	0x2
#define DEFAULT_VIDEO_OPROM_POLICY	0x1
#define CSM_VGA_64BITBAR_WORKAROUND	1
#define HOTPLUG_SUPPORT	1
#define PCI_EXPRESS_SUPPORT	0
#define PCH_SKU	0x0
#define CLOCK_GENERATOR_ADDRESS	0xff
#define ULT_SUPPORT	1
#define RTD3_SUPPORT	1
#define ISA_IRQ_MASK	0xe305
#define ISA_DMA_MASK	0x10
#define SRIOV_SUPPORT	0
#define SIRQ_DEFAULT_MODE	1
#define RESERVED_PAGE_ROUTE	0
#define DEBUG_MESSAGES_INTERFACE	0x0
#define CRB_AMI_GET_PEI_MEMORY_INFO_SUPPORT	0
#define GigabitLanDependency	0x1
#define SERIAL_DEBUGGER_SUPPORT	0
#define AMIDEBUG_RX_SUPPORT	0
#define PORT_MULTIPLIER_SUPPORT	0
#define AHCI_BASE_ADDRESSES	0xfe900000
#define SMBIOS_TABLE_LOCATION	0x0
#define EXTRA_RESERVED_BYTES	0x1000
#define TYPE16_STRUCTURE	0
#define SMBIOS_TYPE_4_PROC_UPGRADE	0x21
#define VOLTAGE_PROBE_INFO	1
#define COOLING_DEVICE_INFO	1
#define TEMPERATURE_PROBE_INFO	1
#define ELECTRICAL_PROBE_INFO	1
#define MANAGEMENT_DEVICE_INFO	1
#define SYSTEM_POWER_SUPPLY_INFO	1
#define NO_OF_PORTABLE_BATTERY	0x4
#define RsdpPlus_SUPPORT	0
#define DEFAULT_ACPI_SPCR_CONSOLE_REDIRECTION_ENABLE	0
#define NVRAM_RT_GARBAGE_COLLECTION_SUPPORT	1
#define FLASH_BLOCK_SIZE	0x1000
#define FLASH_SIZE	0x600000
#define FLASH_START_ADDRESS	0xffa00000
#define NVRAM_SIZE	0x20000
#define NVRAM_BACKUP_ADDRESS	0xffa20000
#define OEM_NCB_ADDRESS	0xffa40000
#define OEM_NCB_SIZE	0x10000
#define OEM_NCB_BLOCKS	0x10
#define FV_BB_SIZE	0x160000
#define FV_BB_BASE	0xffea0000
#define FV_BB_AFTER_MEMORY_SIZE	0xd0000
#define FV_BB_AFTER_MEMORY_BASE	0xffdd0000
#define FV_MAIN_OFFSET	0x50000
#define FV_MAIN_SIZE	0x2d0000
#define SPI_INITIALIZE_WITH_VSCC	1
#define FAST_READ_SUPPORT	0x2
#define SPI_USE_HARDWARE_SEQUENCE	0x2
#define NESTED_FV_MAIN	1
#define FORCE_COMMON_MODE_FOR_DEVICES	1
#define SETUP_BBS_POPUP_ENABLE	1
#define POPUP_MENU_SHOW_ALL_BBS_DEVICES	1
#define SETUP_SHOW_ALL_BBS_DEVICES	1
#define TSE_MULTILINE_CONTROLS	1
#define SETUP_PASSWORD_NON_CASE_SENSITIVE	0
#define DEFAULT_QUIET_BOOT	1
#define SETUP_HIDE_DISABLE_BOOT_OPTIONS	1
#define POPUP_MENU_HIDE_DISABLE_BOOT_OPTIONS	1
#define DEFAULT_CONDITIONAL_EXPRESSION_SUPPORT	1
#define TSE_GOP_NOTIFICATION_SUPPORT	0
#define SETUP_PRINT_EVAL_MSG	1
#define ACPI_SPEC_VERSION	0x3c
#define S3_BASE_MEMORY_SIZE	0x400000
#define S4_WAKE_FROM_RTC_SUPPORTED	1
#define REMOTE_POWER_ON_SUPPORTED	1
#define LOW_POWER_S0_IDLE_CAPABLE	1
#define FACP_FLAG_DCK_CAP	1
#define S3_VIDEO_REPOST_SUPPORT	1
#define MPS_TABLE_SUPPORT	1
#define ACPI_TIMER_IN_LEGACY_SUPPORT	1
#define ULT0RTD3_SUPPORT	0
#define ULXRTD3_SUPPORT	1
#define FACP_FLAG_PCI_EXP_WAK	1
#define CMOS_BANK1_OFFSET	0x80
#define CMOS_SMM_SUPPORT	1
#define ATAPI_RECOVERY_SUPPORT	1
#define ATA_RECOVERY_SUPPORT	1
#define PEI_USB_DEVICE_CONNECT_TIMEOUT	0x5
#define AMI_ROM_LAYOUT_FV_BB_ADDRESS	0xffdd0000
#define AMI_ROM_LAYOUT_FV_BB_OFFSET	0x3d0000
#define AMI_ROM_LAYOUT_FV_BB_SIZE	0x230000
#define AMI_ROM_LAYOUT_FV_MAIN_ADDRESS	0xffa50000
#define AMI_ROM_LAYOUT_FV_MAIN_OFFSET	0x50000
#define AMI_ROM_LAYOUT_FV_MAIN_SIZE	0x2d0000
#define AMI_ROM_LAYOUT_NVRAM_ADDRESS	0xffa00000
#define AMI_ROM_LAYOUT_NVRAM_OFFSET	0x0
#define AMI_ROM_LAYOUT_NVRAM_SIZE	0x20000
#define AMI_ROM_LAYOUT_NVRAM_BACKUP_ADDRESS	0xffa20000
#define AMI_ROM_LAYOUT_NVRAM_BACKUP_OFFSET	0x20000
#define AMI_ROM_LAYOUT_FV_DATA_ADDRESS	0xffd20000
#define AMI_ROM_LAYOUT_FV_DATA_OFFSET	0x320000
#define AMI_ROM_LAYOUT_FV_DATA_SIZE	0xb0000
#define AMI_ROM_LAYOUT_FV_DATA_GUID	{ 0xAFDD39F1, 0x19D7, 0x4501, 0xA7, 0x30, 0xCE, 0x5A, 0x27, 0xE1, 0x15, 0x4B }
#define EXTRA_FW_VOLUME	,{ AMI_ROM_LAYOUT_FV_DATA_GUID, AMI_ROM_LAYOUT_FV_DATA_ADDRESS, AMI_ROM_LAYOUT_FV_DATA_OFFSET, AMI_ROM_LAYOUT_FV_DATA_SIZE, AmiRomAreaTypeFv, AMI_ROM_AREA_SIGNED}
#define FWCAPSULE_MAX_HDR_SIZE	0x1000
#define Recovery_Time_Delay	0x8
#define ME_FW_UPDATE_API_CONTROL	0x1
#define ME_FW_IMAGE_VERSION	{0, 0, 0, 0}
#define DISABLE_PWR_BUTTON	1
#define CSLIB_WARM_RESET_SUPPORTED	1
#define REFLASH_UPDATE_BOOT_BLOCK_CONTROL	1
#define REFLASH_UPDATE_BOOT_BLOCK	1
#define TCG_SKIP_MOR_FULL	0x1
#define SetReadyStateOnExitBootServices	0
#define PTT_SX_HANG_WRKARND	1
#define MOR_RESET_S4S5	1
#define DEFAULT_SHA256_BANK_ENABLE	02
#define PTTHciSmm_SUPPORT	0
#define CONNECT_EVERYTHING_IN_FASTBOOT	0
#define MRC_MEMORY_DOWN_SUPPORT	0
#define NB_OEM_RCOMP_RESISTOR	{0}
#define NB_OEM_RCOMP_TARGET	{0}
#define DONT_SEND_SELFTEST_TILL_READY_TO_BOOT	0
#define CRB_SIO_SUPPORT	1
#define NO_SIO_SUPPORT	0
#define DEBUG_COM_PORT_ADDR	0x3f8
#define VIRTUAL_SERIAL_DEVICE1_BASE_ADDRESS	0x0
#define VIRTUAL_SERIAL_DEVICE1_IRQ	0x0
#define UART_POLLING_REDIRECTION	1
#define CRB_SWSMI	0xbf
#define USB_RUNTIME_DRIVER_IN_SMM	0x2
#define DEFAULT_USB_EMUL6064_OPTION	0
#define PEI_XHCI_MMIOBASE	0xfe800000
#define CRB_HDA_VERB_TABLE_PRESENT	1
#define EXECUTEVBIOS	0x0
#define PlatformInfo_BoardId	BoardIdSkylakeDtRvp8Crb
#define ALWAYS_PUBLISH_HII_RESOURCES	0
#define FD_AREA_FV_BB_AFTER_MEMORY_OFFSET	0x3d0000
#define FV_DATA_BASE	0xffd20000
#define OEM_ESRT_FIRMWARE_GUID	{0x00000000, 0x0000, 0x0000, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}}
#define RELEASE_MODE_SYMBOL_SUPPORT	0
#define UHCI_A20PASSEN_SUPPORT	0
#define EXTERNAL_USB_CONTROLLER_SUPPORT	0
#define EHCI_PEI_SUPPORT	0
#define XHCI_PEI_SUPPORT	1
#define PEI_XHCI_CONTROLLER_PCI_ADDRESS	{0x0, 0x14, 0x0},
#define PEI_XHCI_CONTROLLER_PCI_REGISTER_VALUES	{0,0x14,0,4,8,6,0},
#define CMOS_USES_STANDARD_BATTERY_TEST	0
#define MAX_MANAGED_CMOS_ADDRESS	0x100
#define DUTY_OFFSET_VAL	0x0
#define DUTY_WIDTH_VAL	0x0
#define NO_OF_PHYSICAL_MEMORY_ARRAY	0x1
#define ME_IGNITION_FW_MSG_SUPPORT	0
#define ICH_SATA_DEVICE_NUMBER	0x17
#define ICH_SATA_FUNCTION_NUMBER	0x0
#define AMI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM_MODE	0x0
#define PCI_AMI_COMBINE_MEM_PMEM32	1
#define SB_LEGACY_INTERRUPT_PROTOCOL_SUPPORT	0
#define CRB_SETUP_SUPPORT	1
#define CRB_AMI_GET_TSEG_SIZE_SUPPORT	0
#define AMI_CRB_INTEL_TOP_SWAP_SUPPORT	0
#define SASBY_ISLAND_SUPPORT	0
#define CRB_BOARD	0x3
#define NCT6793D_CONFIG_INDEX	0x4e
#define NCT6793D_CONFIG_DATA	0x4f
#define NCT6793D_PARALLEL_PORT_PRESENT	0
#define NCT6793D_SERIAL_PORT2_PRESENT	0
#define KBC_SUPPORT	1
#define EMUL6064_SUPPORT	0
#define CRB_PROJECT_MAJOR_VERSION	0x2
#define CRB_PROJECT_MINOR_VERSION	0x0
#define CRB_PROJECT_TAG	KGBIA
#define FW_VERSION_GUID	{ 0x665b23cf, 0xd12e, 0x4949, { 0x83, 0x96, 0x5b, 0xc6, 0x26, 0xd2, 0x73, 0x92 } }
#define COM0_DEFAULT_CONSOLE_REDIRECTION_ENABLE	1
#define TOTAL_PCI_SERIAL_PORTS	0x0
#define INTEL_BOOT_GUARD_SUPPORT	0
#define DETECT_PS2_KEYBOARD	1
#define DETECT_PS2_MOUSE	1
#define INSTALL_KEYBOARD_MOUSE_ALWAYS	0
#define FLASH_SIZE_SELECT	0x2
#define FV_DATA_SIZE	0xb0000
#define DEFAULT_PXE_OPROM_POLICY	0x1
#define FV_BB_BLOCKS	0x160
#define FV_BB_AFTER_MEMORY_BLOCKS	0xd0
#define AMIDEBUGGERPKG_SUPPORT	0
#define ACPI_PM_PROFILE	0x1
#define XHCI_MMIO_BASEADDRESS	0xfe800000
#endif

//-------- DO NOT EDIT THIS FILE --------
//
// FILE WAS GENERATED AUTOMATICALY USING AMISDL v7.04.0265 (Jun 4 2018,14:47:43)
//
//-------- DO NOT EDIT THIS FILE --------
//****************************************************************************
//****************************************************************************
//**                                                                        **
//**         (C)Copyright 1985 - 2018, American Megatrends, Inc.            **
//**                                                                        **
//**                          All Rights Reserved.                          **
//**                                                                        **
//**                    5555 Oakbrook Pkwy, Norcross, GA 30092              **
//**                                                                        **
//**                          Phone (770)-246-8600                          **
//**                                                                        **
//****************************************************************************
//****************************************************************************
