

================================================================
== Vivado HLS Report for 'top_level'
================================================================
* Date:           Sat Jun  6 18:25:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.933|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  240|  1538|  240|  1538|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+------+-----+------+---------+
        |                   |        |   Latency  |  Interval  | Pipeline|
        |      Instance     | Module | min |  max | min |  max |   Type  |
        +-------------------+--------+-----+------+-----+------+---------+
        |grp_update_fu_103  |update  |  239|  1537|  239|  1537|   none  |
        +-------------------+--------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      -|      -|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |       24|    242|  35618|  53793|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     15|    -|
|Register         |        -|      -|      3|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       24|    242|  35621|  53808|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       20|    302|    101|    305|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-------+-------+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------+--------+---------+-------+-------+-------+-----+
    |grp_update_fu_103  |update  |       24|    242|  35618|  53793|    0|
    +-------------------+--------+---------+-------+-------+-------+-----+
    |Total              |        |       24|    242|  35618|  53793|    0|
    +-------------------+--------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  2|   0|    2|          0|
    |grp_update_fu_103_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  3|   0|    3|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   top_level   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   top_level   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   top_level   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   top_level   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   top_level   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   top_level   | return value |
|deltaTime          |  in |   32|   ap_none  |   deltaTime   |    scalar    |
|torque             |  in |   32|   ap_none  |     torque    |    scalar    |
|velocity_x         |  in |   32|   ap_none  |   velocity_x  |    scalar    |
|velocity_z         |  in |   32|   ap_none  |   velocity_z  |    scalar    |
|load               |  in |   32|   ap_none  |      load     |    scalar    |
|steeringAngle      |  in |   32|   ap_none  | steeringAngle |    scalar    |
|force_x            | out |   32|   ap_vld   |    force_x    |    pointer   |
|force_x_ap_vld     | out |    1|   ap_vld   |    force_x    |    pointer   |
|force_z            | out |   32|   ap_vld   |    force_z    |    pointer   |
|force_z_ap_vld     | out |    1|   ap_vld   |    force_z    |    pointer   |
|angularVel         | out |   32|   ap_vld   |   angularVel  |    pointer   |
|angularVel_ap_vld  | out |    1|   ap_vld   |   angularVel  |    pointer   |
+-------------------+-----+-----+------------+---------------+--------------+

