
####################################################################################
# Generated by Vivado 2020.2 built on 'Wed Nov 18 09:12:47 MST 2020' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force ./output/top_impl.xdc
####################################################################################


####################################################################################
# Constraints from file : 'clk_wiz_test_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'clk_wiz_test.xdc'
####################################################################################


# file: clk_wiz_test.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
# Connect to input port when clock capable pin is selected for input
current_instance vga_templ/clk_div_inst/inst
create_clock -period 10.000 [get_ports -scoped_to_current_instance clk_in1]
set_input_jitter [get_clocks -of_objects [get_ports -scoped_to_current_instance clk_in1]] 0.100


set_property PHASESHIFT_MODE WAVEFORM [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'Arty-A7-100-Master.xdc'
####################################################################################

## This file is a general .xdc for the Arty A7-100 Rev. D
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
current_instance -quiet
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]

## Switches
set_property -dict {PACKAGE_PIN A8 IOSTANDARD LVCMOS33} [get_ports {sw[0]}]
set_property -dict {PACKAGE_PIN C11 IOSTANDARD LVCMOS33} [get_ports {sw[1]}]
set_property -dict {PACKAGE_PIN C10 IOSTANDARD LVCMOS33} [get_ports {sw[2]}]
set_property -dict {PACKAGE_PIN A10 IOSTANDARD LVCMOS33} [get_ports {sw[3]}]

## RGB LEDs
#set_property -dict { PACKAGE_PIN E1    IOSTANDARD LVCMOS33 } [get_ports { led0_b }]; #IO_L18N_T2_35 Sch=led0_b
#set_property -dict { PACKAGE_PIN F6    IOSTANDARD LVCMOS33 } [get_ports { led0_g }]; #IO_L19N_T3_VREF_35 Sch=led0_g
#set_property -dict { PACKAGE_PIN G6    IOSTANDARD LVCMOS33 } [get_ports { led0_r }]; #IO_L19P_T3_35 Sch=led0_r
#set_property -dict { PACKAGE_PIN G4    IOSTANDARD LVCMOS33 } [get_ports { led1_b }]; #IO_L20P_T3_35 Sch=led1_b
#set_property -dict { PACKAGE_PIN J4    IOSTANDARD LVCMOS33 } [get_ports { led1_g }]; #IO_L21P_T3_DQS_35 Sch=led1_g
#set_property -dict { PACKAGE_PIN G3    IOSTANDARD LVCMOS33 } [get_ports { led1_r }]; #IO_L20N_T3_35 Sch=led1_r
#set_property -dict { PACKAGE_PIN H4    IOSTANDARD LVCMOS33 } [get_ports { led2_b }]; #IO_L21N_T3_DQS_35 Sch=led2_b
#set_property -dict { PACKAGE_PIN J2    IOSTANDARD LVCMOS33 } [get_ports { led2_g }]; #IO_L22N_T3_35 Sch=led2_g
#set_property -dict { PACKAGE_PIN J3    IOSTANDARD LVCMOS33 } [get_ports { led2_r }]; #IO_L22P_T3_35 Sch=led2_r
#set_property -dict { PACKAGE_PIN K2    IOSTANDARD LVCMOS33 } [get_ports { led3_b }]; #IO_L23P_T3_35 Sch=led3_b
#set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { led3_g }]; #IO_L24P_T3_35 Sch=led3_g
#set_property -dict { PACKAGE_PIN K1    IOSTANDARD LVCMOS33 } [get_ports { led3_r }]; #IO_L23N_T3_35 Sch=led3_r

## LEDs
# set_property -dict { PACKAGE_PIN H5    IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L24N_T3_35 Sch=led[4]
# set_property -dict { PACKAGE_PIN J5    IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_25_35 Sch=led[5]
# set_property -dict { PACKAGE_PIN T9    IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_L24P_T3_A01_D17_14 Sch=led[6]
# set_property -dict { PACKAGE_PIN T10   IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L24N_T3_A00_D16_14 Sch=led[7]

# ## Buttons
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS33} [get_ports {btn[0]}]
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS33} [get_ports {btn[1]}]
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS33} [get_ports {btn[2]}]
set_property -dict {PACKAGE_PIN B8 IOSTANDARD LVCMOS33} [get_ports {btn[3]}]

# ## Pmod Header JA
# set_property -dict { PACKAGE_PIN G13   IOSTANDARD LVCMOS33 } [get_ports { ja[0] }]; #IO_0_15 Sch=ja[1]
# set_property -dict { PACKAGE_PIN B11   IOSTANDARD LVCMOS33 } [get_ports { ja[1] }]; #IO_L4P_T0_15 Sch=ja[2]
# set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { ja[2] }]; #IO_L4N_T0_15 Sch=ja[3]
# set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { ja[3] }]; #IO_L6P_T0_15 Sch=ja[4]
#set_property -dict { PACKAGE_PIN D13   IOSTANDARD LVCMOS33 } [get_ports { ja[4] }]; #IO_L6N_T0_VREF_15 Sch=ja[7]
#set_property -dict { PACKAGE_PIN B18   IOSTANDARD LVCMOS33 } [get_ports { ja[5] }]; #IO_L10P_T1_AD11P_15 Sch=ja[8]
#set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33 } [get_ports { ja[6] }]; #IO_L10N_T1_AD11N_15 Sch=ja[9]
#set_property -dict { PACKAGE_PIN K16   IOSTANDARD LVCMOS33 } [get_ports { ja[7] }]; #IO_25_15 Sch=ja[10]

## Pmod Header JB
# set_property -dict { PACKAGE_PIN E15   IOSTANDARD LVCMOS33 } [get_ports { jb[0] }]; #IO_L11P_T1_SRCC_15 Sch=jb_p[1]
# set_property -dict { PACKAGE_PIN E16   IOSTANDARD LVCMOS33 } [get_ports { jb[1] }]; #IO_L11N_T1_SRCC_15 Sch=jb_n[1]
# set_property -dict { PACKAGE_PIN D15   IOSTANDARD LVCMOS33 } [get_ports { jb[2] }]; #IO_L12P_T1_MRCC_15 Sch=jb_p[2]
# set_property -dict { PACKAGE_PIN C15   IOSTANDARD LVCMOS33 } [get_ports { sseg_cs_out }]; #IO_L12N_T1_MRCC_15 Sch=jb_n[2]
#set_property -dict { PACKAGE_PIN J17   IOSTANDARD LVCMOS33 } [get_ports { jb[4] }]; #IO_L23P_T3_FOE_B_15 Sch=jb_p[3]
#t_property -dict { PACKAGE_PIN J18   IOSTANDARD LVCMOS33 } [get_ports { jb[5] }]; #IO_L23N_T3_FWE_B_15 Sch=jb_n[3]
#set_property -dict { PACKAGE_PIN K15   IOSTANDARD LVCMOS33 } [get_ports { jb[6] }]; #IO_L24P_T3_RS1_15 Sch=jb_p[4]
#set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { jb[7] }]; #IO_L24N_T3_RS0_15 Sch=jb_n[4]

## Pmod Header JC
set_property -dict {PACKAGE_PIN U12 IOSTANDARD LVCMOS33} [get_ports {vga_red[0]}]
set_property -dict {PACKAGE_PIN V12 IOSTANDARD LVCMOS33} [get_ports {vga_red[1]}]
set_property -dict {PACKAGE_PIN V10 IOSTANDARD LVCMOS33} [get_ports {vga_red[2]}]
set_property -dict {PACKAGE_PIN V11 IOSTANDARD LVCMOS33} [get_ports {vga_red[3]}]
set_property -dict {PACKAGE_PIN U14 IOSTANDARD LVCMOS33} [get_ports {vga_blue[0]}]
set_property -dict {PACKAGE_PIN V14 IOSTANDARD LVCMOS33} [get_ports {vga_blue[1]}]
set_property -dict {PACKAGE_PIN T13 IOSTANDARD LVCMOS33} [get_ports {vga_blue[2]}]
set_property -dict {PACKAGE_PIN U13 IOSTANDARD LVCMOS33} [get_ports {vga_blue[3]}]

## Pmod Header JD
set_property -dict {PACKAGE_PIN D4 IOSTANDARD LVCMOS33} [get_ports {vga_green[0]}]
set_property -dict {PACKAGE_PIN D3 IOSTANDARD LVCMOS33} [get_ports {vga_green[1]}]
set_property -dict {PACKAGE_PIN F4 IOSTANDARD LVCMOS33} [get_ports {vga_green[2]}]
set_property -dict {PACKAGE_PIN F3 IOSTANDARD LVCMOS33} [get_ports {vga_green[3]}]
set_property -dict {PACKAGE_PIN E2 IOSTANDARD LVCMOS33} [get_ports vga_hsync_o]
set_property -dict {PACKAGE_PIN D2 IOSTANDARD LVCMOS33} [get_ports vga_vsync_o]
#set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS33 } [get_ports { jd[6] }]; #IO_L15P_T2_DQS_35 Sch=jd[9]
#set_property -dict { PACKAGE_PIN G2    IOSTANDARD LVCMOS33 } [get_ports { jd[7] }]; #IO_L15N_T2_DQS_35 Sch=jd[10]

## USB-UART Interface
set_property -dict {PACKAGE_PIN D10 IOSTANDARD LVCMOS33} [get_ports uart_rxd_out]
set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS33} [get_ports uart_txd_in]

## ChipKit Outer Digital Header
#set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS33 } [get_ports { ck_io0  }]; #IO_L16P_T2_CSI_B_14 Sch=ck_io[0]
#set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports { ck_io1  }]; #IO_L18P_T2_A12_D28_14 Sch=ck_io[1]
#set_property -dict { PACKAGE_PIN P14   IOSTANDARD LVCMOS33 } [get_ports { ck_io2  }]; #IO_L8N_T1_D12_14 Sch=ck_io[2]
#set_property -dict { PACKAGE_PIN T11   IOSTANDARD LVCMOS33 } [get_ports { ck_io3  }]; #IO_L19P_T3_A10_D26_14 Sch=ck_io[3]
#set_property -dict { PACKAGE_PIN R12   IOSTANDARD LVCMOS33 } [get_ports { ck_io4  }]; #IO_L5P_T0_D06_14 Sch=ck_io[4]
#set_property -dict { PACKAGE_PIN T14   IOSTANDARD LVCMOS33 } [get_ports { ck_io5  }]; #IO_L14P_T2_SRCC_14 Sch=ck_io[5]
#set_property -dict { PACKAGE_PIN T15   IOSTANDARD LVCMOS33 } [get_ports { ck_io6  }]; #IO_L14N_T2_SRCC_14 Sch=ck_io[6]
#set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { ck_io7  }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=ck_io[7]
#set_property -dict { PACKAGE_PIN N15   IOSTANDARD LVCMOS33 } [get_ports { ck_io8  }]; #IO_L11P_T1_SRCC_14 Sch=ck_io[8]
#set_property -dict { PACKAGE_PIN M16   IOSTANDARD LVCMOS33 } [get_ports { ck_io9  }]; #IO_L10P_T1_D14_14 Sch=ck_io[9]
#set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports { ck_io10 }]; #IO_L18N_T2_A11_D27_14 Sch=ck_io[10]
#set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { ck_io11 }]; #IO_L17N_T2_A13_D29_14 Sch=ck_io[11]
#set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { ck_io12 }]; #IO_L12N_T1_MRCC_14 Sch=ck_io[12]
#set_property -dict { PACKAGE_PIN P17   IOSTANDARD LVCMOS33 } [get_ports { ck_io13 }]; #IO_L12P_T1_MRCC_14 Sch=ck_io[13]

## ChipKit Inner Digital Header
#set_property -dict { PACKAGE_PIN U11   IOSTANDARD LVCMOS33 } [get_ports { ck_io26 }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=ck_io[26]
#set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports { ck_io27 }]; #IO_L16N_T2_A15_D31_14 Sch=ck_io[27]
#set_property -dict { PACKAGE_PIN M13   IOSTANDARD LVCMOS33 } [get_ports { ck_io28 }]; #IO_L6N_T0_D08_VREF_14 Sch=ck_io[28]
#set_property -dict { PACKAGE_PIN R10   IOSTANDARD LVCMOS33 } [get_ports { ck_io29 }]; #IO_25_14 Sch=ck_io[29]
#set_property -dict { PACKAGE_PIN R11   IOSTANDARD LVCMOS33 } [get_ports { ck_io30 }]; #IO_0_14 Sch=ck_io[30]
#set_property -dict { PACKAGE_PIN R13   IOSTANDARD LVCMOS33 } [get_ports { ck_io31 }]; #IO_L5N_T0_D07_14 Sch=ck_io[31]
#set_property -dict { PACKAGE_PIN R15   IOSTANDARD LVCMOS33 } [get_ports { ck_io32 }]; #IO_L13N_T2_MRCC_14 Sch=ck_io[32]
#set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { ck_io33 }]; #IO_L13P_T2_MRCC_14 Sch=ck_io[33]
#set_property -dict { PACKAGE_PIN R16   IOSTANDARD LVCMOS33 } [get_ports { ck_io34 }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=ck_io[34]
#set_property -dict { PACKAGE_PIN N16   IOSTANDARD LVCMOS33 } [get_ports { ck_io35 }]; #IO_L11N_T1_SRCC_14 Sch=ck_io[35]
#set_property -dict { PACKAGE_PIN N14   IOSTANDARD LVCMOS33 } [get_ports { ck_io36 }]; #IO_L8P_T1_D11_14 Sch=ck_io[36]
#set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { ck_io37 }]; #IO_L17P_T2_A14_D30_14 Sch=ck_io[37]
#set_property -dict { PACKAGE_PIN T18   IOSTANDARD LVCMOS33 } [get_ports { ck_io38 }]; #IO_L7N_T1_D10_14 Sch=ck_io[38]
#set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports { ck_io39 }]; #IO_L7P_T1_D09_14 Sch=ck_io[39]
#set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports { ck_io40 }]; #IO_L9N_T1_DQS_D13_14 Sch=ck_io[40]
#set_property -dict { PACKAGE_PIN N17   IOSTANDARD LVCMOS33 } [get_ports { ck_io41 }]; #IO_L9P_T1_DQS_14 Sch=ck_io[41]

## ChipKit Outer Analog Header - as Single-Ended Analog Inputs
## NOTE: These ports can be used as single-ended analog inputs with voltages from 0-3.3V (ChipKit analog pins A0-A5) or as digital I/O.
## WARNING: Do not use both sets of constraints at the same time!
## NOTE: The following constraints should be used with the XADC IP core when using these ports as analog inputs.
#set_property -dict { PACKAGE_PIN C5    IOSTANDARD LVCMOS33 } [get_ports { vaux4_n  }]; #IO_L1N_T0_AD4N_35 	   Sch=ck_an_n[0] ChipKit pin=A0
#set_property -dict { PACKAGE_PIN C6    IOSTANDARD LVCMOS33 } [get_ports { vaux4_p  }]; #IO_L1P_T0_AD4P_35 	   Sch=ck_an_p[0] ChipKit pin=A0
#set_property -dict { PACKAGE_PIN A5    IOSTANDARD LVCMOS33 } [get_ports { vaux5_n  }]; #IO_L3N_T0_DQS_AD5N_35 Sch=ck_an_n[1] ChipKit pin=A1
#set_property -dict { PACKAGE_PIN A6    IOSTANDARD LVCMOS33 } [get_ports { vaux5_p  }]; #IO_L3P_T0_DQS_AD5P_35 Sch=ck_an_p[1] ChipKit pin=A1
#set_property -dict { PACKAGE_PIN B4    IOSTANDARD LVCMOS33 } [get_ports { vaux6_n  }]; #IO_L7N_T1_AD6N_35 	   Sch=ck_an_n[2] ChipKit pin=A2
#set_property -dict { PACKAGE_PIN C4    IOSTANDARD LVCMOS33 } [get_ports { vaux6_p  }]; #IO_L7P_T1_AD6P_35 	   Sch=ck_an_p[2] ChipKit pin=A2
#set_property -dict { PACKAGE_PIN A1    IOSTANDARD LVCMOS33 } [get_ports { vaux7_n  }]; #IO_L9N_T1_DQS_AD7N_35 Sch=ck_an_n[3] ChipKit pin=A3
#set_property -dict { PACKAGE_PIN B1    IOSTANDARD LVCMOS33 } [get_ports { vaux7_p  }]; #IO_L9P_T1_DQS_AD7P_35 Sch=ck_an_p[3] ChipKit pin=A3
#set_property -dict { PACKAGE_PIN B2    IOSTANDARD LVCMOS33 } [get_ports { vaux15_n }]; #IO_L10N_T1_AD15N_35   Sch=ck_an_n[4] ChipKit pin=A4
#set_property -dict { PACKAGE_PIN B3    IOSTANDARD LVCMOS33 } [get_ports { vaux15_p }]; #IO_L10P_T1_AD15P_35   Sch=ck_an_p[4] ChipKit pin=A4
#set_property -dict { PACKAGE_PIN C14   IOSTANDARD LVCMOS33 } [get_ports { vaux0_n  }]; #IO_L1N_T0_AD0N_15 	   Sch=ck_an_n[5] ChipKit pin=A5
#set_property -dict { PACKAGE_PIN D14   IOSTANDARD LVCMOS33 } [get_ports { vaux0_p  }]; #IO_L1P_T0_AD0P_15 	   Sch=ck_an_p[5] ChipKit pin=A5
## ChipKit Outer Analog Header - as Digital I/O
## NOTE: The following constraints should be used when using these ports as digital I/O.
set_property -dict {PACKAGE_PIN F5 IOSTANDARD LVCMOS33} [get_ports {sseg[0]}]
set_property -dict {PACKAGE_PIN D8 IOSTANDARD LVCMOS33} [get_ports {sseg[1]}]
set_property -dict {PACKAGE_PIN C7 IOSTANDARD LVCMOS33} [get_ports {sseg[2]}]
set_property -dict {PACKAGE_PIN E7 IOSTANDARD LVCMOS33} [get_ports {sseg[3]}]
set_property -dict {PACKAGE_PIN D7 IOSTANDARD LVCMOS33} [get_ports {sseg[4]}]
set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS33} [get_ports {sseg[5]}]

## ChipKit Inner Analog Header - as Differential Analog Inputs
## NOTE: These ports can be used as differential analog inputs with voltages from 0-1.0V (ChipKit analog pins A6-A11) or as digital I/O.
## WARNING: Do not use both sets of constraints at the same time!
## NOTE: The following constraints should be used with the XADC core when using these ports as analog inputs.
#set_property -dict { PACKAGE_PIN B7    IOSTANDARD LVCMOS33 } [get_ports { vaux12_p }]; #IO_L2P_T0_AD12P_35 Sch=ad_p[12] ChipKit pin=A6
#set_property -dict { PACKAGE_PIN B6    IOSTANDARD LVCMOS33 } [get_ports { vaux12_n }]; #IO_L2N_T0_AD12N_35 Sch=ad_n[12] ChipKit pin=A7
#set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { vaux13_p }]; #IO_L5P_T0_AD13P_35 Sch=ad_p[13] ChipKit pin=A8
#set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { vaux13_n }]; #IO_L5N_T0_AD13N_35 Sch=ad_n[13] ChipKit pin=A9
#set_property -dict { PACKAGE_PIN A4    IOSTANDARD LVCMOS33 } [get_ports { vaux14_p }]; #IO_L8P_T1_AD14P_35 Sch=ad_p[14] ChipKit pin=A10
#set_property -dict { PACKAGE_PIN A3    IOSTANDARD LVCMOS33 } [get_ports { vaux14_n }]; #IO_L8N_T1_AD14N_35 Sch=ad_n[14] ChipKit pin=A11
## ChipKit Inner Analog Header - as Digital I/O
## NOTE: The following constraints should be used when using the inner analog header ports as digital I/O.
set_property -dict {PACKAGE_PIN B7 IOSTANDARD LVCMOS33} [get_ports sseg_cs_out]
set_property -dict {PACKAGE_PIN B6 IOSTANDARD LVCMOS33} [get_ports {sseg[6]}]
#set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { ck_a8  }]; #IO_L5P_T0_AD13P_35 Sch=ad_p[13]
#set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { ck_a9  }]; #IO_L5N_T0_AD13N_35 Sch=ad_n[13]
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS33} [get_ports ck_a10_power]
set_property -dict {PACKAGE_PIN A3 IOSTANDARD LVCMOS33} [get_ports ck_a11_power]

## ChipKit SPI
#set_property -dict { PACKAGE_PIN G1    IOSTANDARD LVCMOS33 } [get_ports { ck_miso }]; #IO_L17N_T2_35 Sch=ck_miso
#set_property -dict { PACKAGE_PIN H1    IOSTANDARD LVCMOS33 } [get_ports { ck_mosi }]; #IO_L17P_T2_35 Sch=ck_mosi
#set_property -dict { PACKAGE_PIN F1    IOSTANDARD LVCMOS33 } [get_ports { ck_sck }]; #IO_L18P_T2_35 Sch=ck_sck
#set_property -dict { PACKAGE_PIN C1    IOSTANDARD LVCMOS33 } [get_ports { ck_ss }]; #IO_L16N_T2_35 Sch=ck_ss

## ChipKit I2C
#set_property -dict { PACKAGE_PIN L18   IOSTANDARD LVCMOS33 } [get_ports { ck_scl }]; #IO_L4P_T0_D04_14 Sch=ck_scl
#set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { ck_sda }]; #IO_L4N_T0_D05_14 Sch=ck_sda
#set_property -dict { PACKAGE_PIN A14   IOSTANDARD LVCMOS33 } [get_ports { scl_pup }]; #IO_L9N_T1_DQS_AD3N_15 Sch=scl_pup
#set_property -dict { PACKAGE_PIN A13   IOSTANDARD LVCMOS33 } [get_ports { sda_pup }]; #IO_L9P_T1_DQS_AD3P_15 Sch=sda_pup

## Misc. ChipKit Ports
#set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { ck_ioa }]; #IO_L10N_T1_D15_14 Sch=ck_ioa
#set_property -dict { PACKAGE_PIN C2    IOSTANDARD LVCMOS33 } [get_ports { ck_rst }]; #IO_L16P_T2_35 Sch=ck_rst

## SMSC Ethernet PHY
#set_property -dict { PACKAGE_PIN D17   IOSTANDARD LVCMOS33 } [get_ports { eth_col }]; #IO_L16N_T2_A27_15 Sch=eth_col
#set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports { eth_crs }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=eth_crs
#set_property -dict { PACKAGE_PIN F16   IOSTANDARD LVCMOS33 } [get_ports { eth_mdc }]; #IO_L14N_T2_SRCC_15 Sch=eth_mdc
#set_property -dict { PACKAGE_PIN K13   IOSTANDARD LVCMOS33 } [get_ports { eth_mdio }]; #IO_L17P_T2_A26_15 Sch=eth_mdio
#set_property -dict { PACKAGE_PIN G18   IOSTANDARD LVCMOS33 } [get_ports { eth_ref_clk }]; #IO_L22P_T3_A17_15 Sch=eth_ref_clk
#set_property -dict { PACKAGE_PIN C16   IOSTANDARD LVCMOS33 } [get_ports { eth_rstn }]; #IO_L20P_T3_A20_15 Sch=eth_rstn
#set_property -dict { PACKAGE_PIN F15   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_clk }]; #IO_L14P_T2_SRCC_15 Sch=eth_rx_clk
#set_property -dict { PACKAGE_PIN G16   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_dv }]; #IO_L13N_T2_MRCC_15 Sch=eth_rx_dv
#set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[0] }]; #IO_L21N_T3_DQS_A18_15 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN E17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[1] }]; #IO_L16P_T2_A28_15 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[2] }]; #IO_L21P_T3_DQS_15 Sch=eth_rxd[2]
#set_property -dict { PACKAGE_PIN G17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[3] }]; #IO_L18N_T2_A23_15 Sch=eth_rxd[3]
#set_property -dict { PACKAGE_PIN C17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxerr }]; #IO_L20N_T3_A19_15 Sch=eth_rxerr
#set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_clk }]; #IO_L13P_T2_MRCC_15 Sch=eth_tx_clk
#set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_en }]; #IO_L19N_T3_A21_VREF_15 Sch=eth_tx_en
#set_property -dict { PACKAGE_PIN H14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[0] }]; #IO_L15P_T2_DQS_15 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN J14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[1] }]; #IO_L19P_T3_A22_15 Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN J13   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[2] }]; #IO_L17N_T2_A25_15 Sch=eth_txd[2]
#set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[3] }]; #IO_L18P_T2_A24_15 Sch=eth_txd[3]

## Quad SPI Flash
#set_property -dict { PACKAGE_PIN L13   IOSTANDARD LVCMOS33 } [get_ports { qspi_cs }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_cs
#set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]

## Power Measurements
#set_property -dict { PACKAGE_PIN B17   IOSTANDARD LVCMOS33     } [get_ports { vsnsvu_n }]; #IO_L7N_T1_AD2N_15 Sch=ad_n[2]
#set_property -dict { PACKAGE_PIN B16   IOSTANDARD LVCMOS33     } [get_ports { vsnsvu_p }]; #IO_L7P_T1_AD2P_15 Sch=ad_p[2]
#set_property -dict { PACKAGE_PIN B12   IOSTANDARD LVCMOS33     } [get_ports { vsns5v0_n }]; #IO_L3N_T0_DQS_AD1N_15 Sch=ad_n[1]
#set_property -dict { PACKAGE_PIN C12   IOSTANDARD LVCMOS33     } [get_ports { vsns5v0_p }]; #IO_L3P_T0_DQS_AD1P_15 Sch=ad_p[1]
#set_property -dict { PACKAGE_PIN F14   IOSTANDARD LVCMOS33     } [get_ports { isns5v0_n }]; #IO_L5N_T0_AD9N_15 Sch=ad_n[9]
#set_property -dict { PACKAGE_PIN F13   IOSTANDARD LVCMOS33     } [get_ports { isns5v0_p }]; #IO_L5P_T0_AD9P_15 Sch=ad_p[9]
#set_property -dict { PACKAGE_PIN A16   IOSTANDARD LVCMOS33     } [get_ports { isns0v95_n }]; #IO_L8N_T1_AD10N_15 Sch=ad_n[10]
#set_property -dict { PACKAGE_PIN A15   IOSTANDARD LVCMOS33     } [get_ports { isns0v95_p }]; #IO_L8P_T1_AD10P_15 Sch=ad_p[10]


# Vivado Generated physical constraints 

set_property BEL INBUF_EN [get_cells {btn_IBUF[0]_inst}]
set_property BEL INBUF_EN [get_cells {btn_IBUF[1]_inst}]
set_property BEL OUTBUF [get_cells ck_a10_power_OBUF_inst]
set_property BEL OUTBUF [get_cells ck_a11_power_OBUF_inst]
set_property BEL AFF [get_cells {debouncer/c0_reg[0]}]
set_property BEL AFF [get_cells {debouncer/c0_reg[1]}]
set_property BEL AFF [get_cells {debouncer/c1_reg[0]}]
set_property BEL AFF [get_cells {debouncer/c1_reg[1]}]
set_property BEL BFF [get_cells {debouncer/c2_reg[0]}]
set_property BEL AFF [get_cells {debouncer/c2_reg[1]}]
set_property BEL A6LUT [get_cells {debouncer/ram_address_reg[18]_i_5}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[3]_inst}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[4]_inst}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[5]_inst}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[6]_inst}]
set_property BEL A6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_1]
set_property BEL B6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_2]
set_property BEL A6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_3]
set_property BEL C6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_4]
set_property BEL A6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_5]
set_property BEL D6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_6]
set_property BEL AFF [get_cells sseg_controller/chip_select_gen/chip_select_reg_reg]
set_property BEL A6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[0]_i_2}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[0]_i_1}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[10]}]
set_property BEL DFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[11]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[12]}]
set_property BEL CARRY4 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[12]_i_1}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[13]}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[14]}]
set_property BEL DFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[15]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]}]
set_property BEL CARRY4 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]_i_1}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[17]}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[18]}]
set_property BEL DFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[19]}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[1]}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[2]}]
set_property BEL DFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[3]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[5]}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[6]}]
set_property BEL DFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[7]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[9]}]
set_property BEL OUTBUF [get_cells sseg_cs_out_OBUF_inst]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_14}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_15}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_18}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_19}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_20}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_21}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_22}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_23}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_24}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_25}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_26}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_27}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_28}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_29}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_30}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_31}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_32}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_33}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_34}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_35}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_36}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_37}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_38}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_39}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_40}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_41}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_42}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_43}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_44}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_45}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_7}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_11}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_13}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_14}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_15}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_17}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_18}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_19}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_21}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_22}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_23}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_24}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_25}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_26}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_27}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_28}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_29}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_30}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_31}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_32}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_33}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_34}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_35}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_36}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_37}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_38}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_39}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_40}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_41}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_42}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_43}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_44}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_45}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_7}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_13}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_14}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_15}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_17}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_18}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_19}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_21}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_22}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_23}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_24}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_25}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_26}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_27}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_28}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_29}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_30}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_31}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_32}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_33}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_34}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_35}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_36}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_37}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_38}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_39}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_40}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_41}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_42}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_43}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_44}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_45}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_8}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_14}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_18}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_22}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_24}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_25}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_26}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_27}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_28}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_29}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_30}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_31}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_32}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_33}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_34}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_35}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_36}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_37}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_38}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_39}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_40}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_41}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_42}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_43}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_44}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_45}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_12}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_13}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_14}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_15}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_16}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_19}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2}]
set_property BEL F7BMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20}]
set_property BEL F7AMUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_22}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_23}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_25}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_26}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_27}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_28}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_29}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_30}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_31}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_32}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_33}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_34}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_35}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_36}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_37}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_38}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_39}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_40}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_41}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_42}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_43}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_44}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_45}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_7}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8}]
set_property BEL F8MUX [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]}]
set_property BEL CFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]}]
set_property BEL DFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1008}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_10_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_10_LOPT_REMAP_1}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_230}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1240_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1250_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1250_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_226_cooolDelFlop}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_227_cooolDelFlop}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_228_cooolDelFlop}]
set_property BEL CFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_229_cooolDelFlop}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_384_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_384_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_384_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1254_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1264_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1264_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_233}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1268_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1278_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1278_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_232_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1282_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1292_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1292_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_236}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1296_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1306_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1306_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_235_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_412_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_412_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_412_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1310_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1320_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1320_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_239}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1324_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1334_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1334_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__96}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_238_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_426_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_426_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_426_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1338_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1348_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1348_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__95}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_242}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1353_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1363_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1363_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__68}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_241_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_440_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_440_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_440_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1368_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1378_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1378_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1028_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1028_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1028_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_245}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1383_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1393_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1393_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__94}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_244_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_454_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_454_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_454_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1398_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1408_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1408_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__93}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_248}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1413_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1423_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1423_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__72}]
set_property BEL CFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_247_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_468_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_468_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_468_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1428_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1438_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1438_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_251}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1442_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1453_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1453_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__92}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_250_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_482_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_482_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_482_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1457_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1468_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1468_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__91}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_254}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1472_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1482_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1482_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_494_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_494_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_494_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1486_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1496_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1496_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1041_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1041_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1041_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_82_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_82_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__3}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1057_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1057_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1057_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_118_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_118_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__4}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop}]
set_property BEL RAMB18E1 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1237}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2659}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2670_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2670_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_LOPT_REMAP}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1236_cooolDelFlop}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1010}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_4_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_22_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_22_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1073_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1073_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1073_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_30_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_154_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_154_LOPT_REMAP_1}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1086_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1086_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1086_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_37_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_190_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_190_LOPT_REMAP_1}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_36_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1102_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1102_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1102_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_58_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_58_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1115_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1115_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1115_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_94_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_94_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1131_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1131_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1131_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_130_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_130_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1147_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1147_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1147_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_32_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_166_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_166_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_220_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_224_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1500_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1510_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1510_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_506_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_506_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_506_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1514_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1524_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1524_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_257}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1528_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1538_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1538_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_256_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_518_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_518_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_518_LOPT_REMAP_2}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1542_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1552_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1552_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_260}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1556_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1566_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1566_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_259_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_530_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_530_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_530_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1570_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1580_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1580_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_263}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1584_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1594_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1594_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__78}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_262_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_542_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_542_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_542_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1598_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1608_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1608_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__77}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_266}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1613_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1623_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1623_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__65}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_265_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_554_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_554_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_554_LOPT_REMAP_2}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1628_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1638_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1638_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1160_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1160_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1160_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_39_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_202_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_202_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_269}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1643_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1653_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1653_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__76}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_268_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_566_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_566_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_566_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1658_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1668_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1668_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__75}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_272}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1673_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1683_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1683_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__69}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_271_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_578_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_578_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_578_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1688_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1698_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1698_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_275}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1702_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1713_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1713_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__74}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_274_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_590_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_590_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_590_LOPT_REMAP_2}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1717_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1728_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1728_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__73}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_278}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1732_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1742_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1742_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_277_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_604_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_604_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_604_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1746_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1756_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1756_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_281}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1760_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1770_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1770_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_280_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_618_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_618_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_618_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1774_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1784_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1784_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1176_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1176_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1176_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_70_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_70_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_284}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1788_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1798_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1798_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__62}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_283_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_632_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_632_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_632_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1802_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1812_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1812_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_287}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1816_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1826_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1826_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__84}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_286_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_646_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_646_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_646_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1830_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1840_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1840_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__83}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_290}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1845_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1855_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1855_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__66}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_289_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_660_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_660_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_660_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1860_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1870_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1870_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_293}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1875_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1885_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1885_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__82}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_292_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_674_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_674_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_674_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1890_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1900_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1900_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__81}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_296}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1905_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1915_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1915_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__70}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_295_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_688_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_688_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_688_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1920_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1930_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1930_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1189_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1189_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1189_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_20_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_106_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_106_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_299}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1934_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1945_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1945_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__80}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_298_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_702_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_702_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_702_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1949_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1960_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1960_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__79}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_302}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1964_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1974_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1974_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_301_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_714_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_714_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_714_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1978_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1988_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1988_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_305}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1992_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2002_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2002_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_304_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_726_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_726_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_726_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2006_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2016_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2016_LOPT_REMAP_1}]
set_property BEL B5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_308}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2020_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2030_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2030_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_307_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_738_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_738_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_738_LOPT_REMAP_2}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2034_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2044_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2044_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_311}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2048_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2058_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2058_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_310_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_750_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_750_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_750_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2062_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2072_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2072_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1205_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1205_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1205_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_142_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_142_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_314}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2077_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2087_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2087_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_313_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_762_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_762_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_762_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2092_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2102_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2102_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_317}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2107_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2117_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2117_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_316_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_774_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_774_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_774_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2122_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2132_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2132_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_320}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2137_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2147_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2147_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_319_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_786_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_786_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_786_LOPT_REMAP_2}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2152_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2162_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2162_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_323}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2166_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2177_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2177_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_322_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_798_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_798_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_798_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2181_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2192_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2192_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_326}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2196_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2206_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2206_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_325_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_812_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_812_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_812_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2210_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2220_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2220_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21}]
set_property BEL RAMB18E1 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2683_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2683_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_329}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2224_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2234_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2234_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_328_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_826_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_826_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_826_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2238_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2248_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2248_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_332}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2252_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2262_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2262_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_331_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_840_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_840_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_840_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2266_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2276_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2276_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_335}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2280_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2290_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2290_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_334_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_854_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_854_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_854_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2294_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2304_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2304_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__58}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_338}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2309_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2319_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2319_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_337_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_868_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_868_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_868_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2324_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2334_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2334_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_341}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2339_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2349_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2349_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_340_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_882_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_882_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_882_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2354_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2364_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2364_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__55}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1012}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_6_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_34_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_34_LOPT_REMAP_1}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_344}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2369_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2379_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2379_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_343_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_896_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_896_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_896_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2384_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2394_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2394_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_347}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2398_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2409_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2409_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_346_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_910_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_910_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_910_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2413_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2424_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2424_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_350}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2428_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2438_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2438_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_349_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_922_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_922_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_922_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2442_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2452_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2452_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_353}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2456_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2466_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2466_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_352_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_934_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_934_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_934_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2470_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2480_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2480_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_356}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2484_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2494_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2494_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_355_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_946_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_946_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_946_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2498_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2508_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2508_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1221_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1221_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1221_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_34_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_178_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_178_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_359}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2512_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2522_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2522_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__90}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_358_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_958_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_958_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_958_LOPT_REMAP_2}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2526_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2536_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2536_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__89}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_362}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2541_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2551_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2551_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__67}]
set_property BEL BFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_361_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_970_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_970_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_970_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2556_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2566_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2566_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_365}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2571_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2581_LOPT_REMAP}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2581_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__88}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_364_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_982_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_982_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_982_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2586_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2596_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2596_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__87}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_368}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2601_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2611_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2611_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__71}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_367_cooolDelFlop}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_994_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_994_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_994_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2616_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2626_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2626_LOPT_REMAP_1}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_371}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2630_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2641_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2641_LOPT_REMAP_1}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__86}]
set_property BEL AFF [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_370_cooolDelFlop}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1006_LOPT_REMAP}]
set_property BEL C6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1006_LOPT_REMAP_1}]
set_property BEL D6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1006_LOPT_REMAP_2}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2645_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2656_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2656_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__85}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1234_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1234_LOPT_REMAP_1}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1234_LOPT_REMAP_2}]
set_property BEL A5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_41_LOPT_REMAP}]
set_property BEL A6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_214_LOPT_REMAP}]
set_property BEL B6LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_214_LOPT_REMAP_1}]
set_property BEL B5LUT [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1}]
set_property BEL D6LUT [get_cells uart_mirror/uart/baud_pulse_i_1]
set_property BEL C5LUT [get_cells uart_mirror/uart/baud_pulse_i_2]
set_property BEL D6LUT [get_cells uart_mirror/uart/baud_pulse_i_3]
set_property BEL AFF [get_cells uart_mirror/uart/baud_pulse_reg]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_baud[0]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_baud[1]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_baud[2]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/count_baud[3]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/count_baud[4]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/count_baud[5]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/count_baud[6]_i_1}]
set_property BEL B5LUT [get_cells {uart_mirror/uart/count_baud[7]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart/count_baud[8]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart/count_baud[8]_i_2}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/count_baud[9]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_baud[9]_i_2}]
set_property BEL AFF [get_cells {uart_mirror/uart/count_baud_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart/count_baud_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/uart/count_baud_reg[2]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/count_baud_reg[3]}]
set_property BEL BFF [get_cells {uart_mirror/uart/count_baud_reg[4]}]
set_property BEL BFF [get_cells {uart_mirror/uart/count_baud_reg[5]}]
set_property BEL BFF [get_cells {uart_mirror/uart/count_baud_reg[6]}]
set_property BEL B5FF [get_cells {uart_mirror/uart/count_baud_reg[7]}]
set_property BEL CFF [get_cells {uart_mirror/uart/count_baud_reg[8]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/count_baud_reg[9]}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_os[0]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/count_os[1]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_os[2]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/count_os[3]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/count_os[4]_i_1}]
set_property BEL C5LUT [get_cells {uart_mirror/uart/count_os[4]_i_2}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/count_os[5]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/count_os[5]_i_2}]
set_property BEL AFF [get_cells {uart_mirror/uart/count_os_reg[0]}]
set_property BEL BFF [get_cells {uart_mirror/uart/count_os_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/uart/count_os_reg[2]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/count_os_reg[3]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/count_os_reg[4]}]
set_property BEL AFF [get_cells {uart_mirror/uart/count_os_reg[5]}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/os_count[0]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/os_count[1]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/os_count[2]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/os_count[3]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/os_count[3]_i_2}]
set_property BEL C5LUT [get_cells {uart_mirror/uart/os_count[3]_i_3}]
set_property BEL BFF [get_cells {uart_mirror/uart/os_count_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart/os_count_reg[1]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/os_count_reg[2]}]
set_property BEL B5FF [get_cells {uart_mirror/uart/os_count_reg[3]}]
set_property BEL B6LUT [get_cells uart_mirror/uart/os_pulse_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart/os_pulse_i_2]
set_property BEL BFF [get_cells uart_mirror/uart/os_pulse_reg]
set_property BEL B5LUT [get_cells {uart_mirror/uart/ram_address_reg[18]_i_6}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/rx_buffer[3]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart/rx_buffer[3]_i_2}]
set_property BEL C5FF [get_cells {uart_mirror/uart/rx_buffer_reg[1]}]
set_property BEL DFF [get_cells {uart_mirror/uart/rx_buffer_reg[2]}]
set_property BEL D5FF [get_cells {uart_mirror/uart/rx_buffer_reg[3]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/rx_buffer_reg[4]}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/rx_buffer_reg[5]_srl4}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/rx_buffer_reg[5]_srl4_i_1}]
set_property BEL A6LUT [get_cells uart_mirror/uart/rx_busy_i_1]
set_property BEL D6LUT [get_cells uart_mirror/uart/rx_busy_i_2]
set_property BEL AFF [get_cells uart_mirror/uart/rx_busy_reg]
set_property BEL A6LUT [get_cells {uart_mirror/uart/rx_count[0]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart/rx_count[1]_i_1}]
set_property BEL B5LUT [get_cells {uart_mirror/uart/rx_count[2]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart/rx_count[3]_i_1}]
set_property BEL AFF [get_cells {uart_mirror/uart/rx_count_reg[0]}]
set_property BEL BFF [get_cells {uart_mirror/uart/rx_count_reg[1]}]
set_property BEL B5FF [get_cells {uart_mirror/uart/rx_count_reg[2]}]
set_property BEL CFF [get_cells {uart_mirror/uart/rx_count_reg[3]}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/rx_data[3]_i_1}]
set_property BEL AFF [get_cells {uart_mirror/uart/rx_data_reg[0]}]
set_property BEL BFF [get_cells {uart_mirror/uart/rx_data_reg[1]}]
set_property BEL CFF [get_cells {uart_mirror/uart/rx_data_reg[2]}]
set_property BEL DFF [get_cells {uart_mirror/uart/rx_data_reg[3]}]
set_property BEL A6LUT [get_cells uart_mirror/uart/rx_state_i_1]
set_property BEL AFF [get_cells uart_mirror/uart/rx_state_reg]
set_property BEL A6LUT [get_cells {uart_mirror/uart/tx_buffer[0]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/tx_buffer[1]_i_1}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_buffer_reg[0]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/tx_buffer_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_buffer_reg[2]}]
set_property BEL BFF [get_cells {uart_mirror/uart/tx_buffer_reg[3]}]
set_property BEL CFF [get_cells {uart_mirror/uart/tx_buffer_reg[4]}]
set_property BEL CFF [get_cells {uart_mirror/uart/tx_buffer_reg[5]}]
set_property BEL DFF [get_cells {uart_mirror/uart/tx_buffer_reg[6]}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_buffer_reg[7]}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_buffer_reg[8]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/tx_buffer_reg[9]}]
set_property BEL AFF [get_cells uart_mirror/uart/tx_busy_reg]
set_property BEL A6LUT [get_cells {uart_mirror/uart/tx_count[0]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/tx_count[1]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart/tx_count[2]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart/tx_count[3]_i_2}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_count_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_count_reg[1]}]
set_property BEL A5FF [get_cells {uart_mirror/uart/tx_count_reg[2]}]
set_property BEL AFF [get_cells {uart_mirror/uart/tx_count_reg[3]}]
set_property BEL AFF [get_cells uart_mirror/uart/tx_reg]
set_property BEL B6LUT [get_cells uart_mirror/uart/tx_state_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart/tx_state_i_2]
set_property BEL B6LUT [get_cells uart_mirror/uart/tx_state_i_4]
set_property BEL AFF [get_cells uart_mirror/uart/tx_state_reg]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[0]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[1]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_2}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_3}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_4}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg_reg[0]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg_reg[2]}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg[0]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg[1]_i_1}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg_reg[0]}]
set_property BEL A5FF [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg_reg[1]}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_3}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_4}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_5}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_6}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_7}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_2}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_3}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_4}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_5}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[16]_i_2}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[16]_i_3}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[16]_i_4}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_2}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_3}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_4}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_5}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_2}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_3}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_4}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_5}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[0]_i_2}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[10]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[11]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[12]}]
set_property BEL CARRY4 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[12]_i_1}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[13]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[14]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[15]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[16]}]
set_property BEL CARRY4 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[16]_i_1}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[17]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[18]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[1]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[2]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[3]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[5]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[6]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[7]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[9]}]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0]
set_property BEL D6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_2]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_3]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_4]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1]
set_property BEL D6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_2]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_3]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_4]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2]
set_property BEL D6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_2]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_3]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_4]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__3]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__3_i_1]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__3_i_2]
set_property BEL D6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_2]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_3]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_4]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__0]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__1]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__2]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__3]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[11]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[11]_i_2}]
set_property BEL B5LUT [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[3]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[3]_i_2}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[7]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[7]_i_2}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[10]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[11]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[2]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[3]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[4]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[5]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[6]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[7]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[8]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[9]}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[0]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[10]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[11]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[12]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[13]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[14]_i_1}]
set_property BEL C5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[15]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[16]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[17]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_1}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_2}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_3}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_4}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_7}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[1]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[2]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[3]_i_1}]
set_property BEL B5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[4]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[5]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[6]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[7]_i_1}]
set_property BEL B5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[8]_i_1}]
set_property BEL B5LUT [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[9]_i_1}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[10]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[11]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[12]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[13]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[14]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[15]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[16]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[17]}]
set_property BEL A5FF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[18]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[1]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[2]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[3]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[4]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[5]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[6]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[7]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[8]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[9]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[10]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[11]}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[11]_i_1}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[1]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[2]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[3]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[4]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[5]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[6]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[7]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[8]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[9]}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/ram_max[18]_i_1}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[0]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[10]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[11]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[12]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[13]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[14]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[15]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[16]}]
set_property BEL AFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[17]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[18]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[1]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[2]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[3]}]
set_property BEL BFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[4]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[5]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[6]}]
set_property BEL CFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[7]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[8]}]
set_property BEL DFF [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[9]}]
set_property BEL AFF [get_cells uart_mirror/uart_ram_fsm/rx_busy_prev_reg]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry]
set_property BEL CARRY4 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0]
set_property BEL C6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0_i_1]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0_i_2]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0_i_3]
set_property BEL D6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_1]
set_property BEL C6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_2]
set_property BEL B6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_3]
set_property BEL A6LUT [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_4]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[2]_i_1}]
set_property BEL B6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[3]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[4]_i_1}]
set_property BEL C6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[5]_i_1}]
set_property BEL D6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[6]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[7]_i_1}]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[8]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[9]_i_1}]
set_property BEL A5LUT [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[9]_i_2}]
set_property BEL A5LUT [get_cells uart_mirror/uart_ram_fsm/tx_busy_i_1]
set_property BEL A6LUT [get_cells {uart_mirror/uart_ram_fsm/tx_count[3]_i_1}]
set_property BEL D6LUT [get_cells uart_mirror/uart_ram_fsm/tx_state_i_3]
set_property BEL OUTBUF [get_cells uart_rxd_out_OBUF_inst]
set_property BEL INBUF_EN [get_cells uart_txd_in_IBUF_inst]
set_property BEL OUTBUF [get_cells {vga_blue_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {vga_blue_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {vga_blue_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {vga_blue_OBUF[3]_inst}]
set_property BEL OUTBUF [get_cells {vga_green_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {vga_green_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {vga_green_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {vga_green_OBUF[3]_inst}]
set_property BEL OUTBUF [get_cells vga_hsync_o_OBUF_inst]
set_property BEL OUTBUF [get_cells {vga_red_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {vga_red_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {vga_red_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {vga_red_OBUF[3]_inst}]
set_property BEL CARRY4 [get_cells vga_templ/__23_carry]
set_property BEL CARRY4 [get_cells vga_templ/__23_carry__0]
set_property BEL D6LUT [get_cells vga_templ/__23_carry__0_i_1]
set_property BEL C6LUT [get_cells vga_templ/__23_carry__0_i_2]
set_property BEL B6LUT [get_cells vga_templ/__23_carry__0_i_3]
set_property BEL A6LUT [get_cells vga_templ/__23_carry__0_i_4]
set_property BEL CARRY4 [get_cells vga_templ/__23_carry__0_i_5]
set_property BEL CARRY4 [get_cells vga_templ/__23_carry__1]
set_property BEL D6LUT [get_cells vga_templ/__23_carry__1_i_1]
set_property BEL C6LUT [get_cells vga_templ/__23_carry__1_i_2]
set_property BEL B6LUT [get_cells vga_templ/__23_carry__1_i_3]
set_property BEL A6LUT [get_cells vga_templ/__23_carry__1_i_4]
set_property BEL CARRY4 [get_cells vga_templ/__23_carry__1_i_5]
set_property BEL D6LUT [get_cells vga_templ/__23_carry_i_1]
set_property BEL C6LUT [get_cells vga_templ/__23_carry_i_2]
set_property BEL B6LUT [get_cells vga_templ/__23_carry_i_3]
set_property BEL A6LUT [get_cells vga_templ/__23_carry_i_4]
set_property BEL CARRY4 [get_cells vga_templ/__23_carry_i_5]
set_property BEL D6LUT [get_cells vga_templ/__23_carry_i_6]
set_property BEL B6LUT [get_cells vga_templ/__23_carry_i_7]
set_property BEL CARRY4 [get_cells vga_templ/_carry]
set_property BEL CARRY4 [get_cells vga_templ/_carry__0]
set_property BEL D6LUT [get_cells vga_templ/_carry__0_i_1]
set_property BEL C6LUT [get_cells vga_templ/_carry__0_i_2]
set_property BEL B6LUT [get_cells vga_templ/_carry__0_i_3]
set_property BEL A6LUT [get_cells vga_templ/_carry__0_i_4]
set_property BEL CARRY4 [get_cells vga_templ/_carry__0_i_5]
set_property BEL CARRY4 [get_cells vga_templ/_carry__1]
set_property BEL D6LUT [get_cells vga_templ/_carry__1_i_1]
set_property BEL C6LUT [get_cells vga_templ/_carry__1_i_2]
set_property BEL B6LUT [get_cells vga_templ/_carry__1_i_3]
set_property BEL A6LUT [get_cells vga_templ/_carry__1_i_4]
set_property BEL CARRY4 [get_cells vga_templ/_carry__1_i_5]
set_property BEL D6LUT [get_cells vga_templ/_carry_i_1]
set_property BEL C6LUT [get_cells vga_templ/_carry_i_2]
set_property BEL B6LUT [get_cells vga_templ/_carry_i_3]
set_property BEL A6LUT [get_cells vga_templ/_carry_i_4]
set_property BEL CARRY4 [get_cells vga_templ/_carry_i_5]
set_property BEL D6LUT [get_cells vga_templ/_carry_i_6]
set_property BEL B6LUT [get_cells vga_templ/_carry_i_7]
set_property BEL B6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_1}]
set_property BEL A6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_3}]
set_property BEL A6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_5}]
set_property BEL C6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_6}]
set_property BEL A6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_7}]
set_property BEL A6LUT [get_cells {vga_templ/box_cntr_reg[0]_i_8}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[0]_i_2}]
set_property BEL CFF [get_cells {vga_templ/box_cntr_reg_reg[10]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[11]}]
set_property BEL B6LUT [get_cells {vga_templ/box_cntr_reg_reg[11]_CE_cooolgate_en_gate_2702}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[12]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[12]_i_1}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[13]}]
set_property BEL CFF [get_cells {vga_templ/box_cntr_reg_reg[14]}]
set_property BEL DFF [get_cells {vga_templ/box_cntr_reg_reg[15]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[16]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[16]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_cntr_reg_reg[17]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[18]}]
set_property BEL BFF [get_cells {vga_templ/box_cntr_reg_reg[19]}]
set_property BEL BFF [get_cells {vga_templ/box_cntr_reg_reg[1]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[20]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[20]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_cntr_reg_reg[21]}]
set_property BEL CFF [get_cells {vga_templ/box_cntr_reg_reg[22]}]
set_property BEL DFF [get_cells {vga_templ/box_cntr_reg_reg[23]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[24]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[24]_i_1}]
set_property BEL CFF [get_cells {vga_templ/box_cntr_reg_reg[2]}]
set_property BEL DFF [get_cells {vga_templ/box_cntr_reg_reg[3]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_cntr_reg_reg[5]}]
set_property BEL CFF [get_cells {vga_templ/box_cntr_reg_reg[6]}]
set_property BEL DFF [get_cells {vga_templ/box_cntr_reg_reg[7]}]
set_property BEL AFF [get_cells {vga_templ/box_cntr_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_cntr_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_cntr_reg_reg[9]}]
set_property BEL A6LUT [get_cells vga_templ/box_x_dir_i_1]
set_property BEL B6LUT [get_cells vga_templ/box_x_dir_i_2]
set_property BEL B6LUT [get_cells vga_templ/box_x_dir_i_3]
set_property BEL B6LUT [get_cells vga_templ/box_x_dir_i_4]
set_property BEL D6LUT [get_cells vga_templ/box_x_dir_i_5]
set_property BEL C6LUT [get_cells vga_templ/box_x_dir_i_6]
set_property BEL D6LUT [get_cells vga_templ/box_x_dir_i_7]
set_property BEL AFF [get_cells vga_templ/box_x_dir_reg]
set_property BEL D6LUT [get_cells {vga_templ/box_x_reg[0]_i_2}]
set_property BEL C6LUT [get_cells {vga_templ/box_x_reg[0]_i_3}]
set_property BEL B6LUT [get_cells {vga_templ/box_x_reg[0]_i_4}]
set_property BEL D6LUT [get_cells {vga_templ/box_x_reg[4]_i_2}]
set_property BEL C6LUT [get_cells {vga_templ/box_x_reg[4]_i_3}]
set_property BEL B6LUT [get_cells {vga_templ/box_x_reg[4]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/box_x_reg[4]_i_5}]
set_property BEL D6LUT [get_cells {vga_templ/box_x_reg[8]_i_2}]
set_property BEL C6LUT [get_cells {vga_templ/box_x_reg[8]_i_3}]
set_property BEL B6LUT [get_cells {vga_templ/box_x_reg[8]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/box_x_reg[8]_i_5}]
set_property BEL AFF [get_cells {vga_templ/box_x_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_x_reg_reg[0]_i_1}]
set_property BEL CFF [get_cells {vga_templ/box_x_reg_reg[10]}]
set_property BEL DFF [get_cells {vga_templ/box_x_reg_reg[11]}]
set_property BEL BFF [get_cells {vga_templ/box_x_reg_reg[1]}]
set_property BEL CFF [get_cells {vga_templ/box_x_reg_reg[2]}]
set_property BEL DFF [get_cells {vga_templ/box_x_reg_reg[3]}]
set_property BEL AFF [get_cells {vga_templ/box_x_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_x_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_x_reg_reg[5]}]
set_property BEL CFF [get_cells {vga_templ/box_x_reg_reg[6]}]
set_property BEL DFF [get_cells {vga_templ/box_x_reg_reg[7]}]
set_property BEL AFF [get_cells {vga_templ/box_x_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_x_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_x_reg_reg[9]}]
set_property BEL A6LUT [get_cells vga_templ/box_y_dir_i_1]
set_property BEL B6LUT [get_cells vga_templ/box_y_dir_i_2]
set_property BEL C6LUT [get_cells vga_templ/box_y_dir_i_3]
set_property BEL A6LUT [get_cells vga_templ/box_y_dir_i_4]
set_property BEL D6LUT [get_cells vga_templ/box_y_dir_i_5]
set_property BEL B6LUT [get_cells vga_templ/box_y_dir_i_6]
set_property BEL D6LUT [get_cells vga_templ/box_y_dir_i_7]
set_property BEL AFF [get_cells vga_templ/box_y_dir_reg]
set_property BEL D6LUT [get_cells {vga_templ/box_y_reg[0]_i_2}]
set_property BEL C6LUT [get_cells {vga_templ/box_y_reg[0]_i_3}]
set_property BEL B6LUT [get_cells {vga_templ/box_y_reg[0]_i_4}]
set_property BEL D6LUT [get_cells {vga_templ/box_y_reg[4]_i_2}]
set_property BEL C6LUT [get_cells {vga_templ/box_y_reg[4]_i_3}]
set_property BEL B6LUT [get_cells {vga_templ/box_y_reg[4]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/box_y_reg[4]_i_5}]
set_property BEL D6LUT [get_cells {vga_templ/box_y_reg[8]_i_2}]
set_property BEL C6LUT [get_cells {vga_templ/box_y_reg[8]_i_3}]
set_property BEL B6LUT [get_cells {vga_templ/box_y_reg[8]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/box_y_reg[8]_i_5}]
set_property BEL AFF [get_cells {vga_templ/box_y_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_y_reg_reg[0]_i_1}]
set_property BEL CFF [get_cells {vga_templ/box_y_reg_reg[10]}]
set_property BEL DFF [get_cells {vga_templ/box_y_reg_reg[11]}]
set_property BEL BFF [get_cells {vga_templ/box_y_reg_reg[1]}]
set_property BEL CFF [get_cells {vga_templ/box_y_reg_reg[2]}]
set_property BEL DFF [get_cells {vga_templ/box_y_reg_reg[3]}]
set_property BEL AFF [get_cells {vga_templ/box_y_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_y_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_y_reg_reg[5]}]
set_property BEL CFF [get_cells {vga_templ/box_y_reg_reg[6]}]
set_property BEL DFF [get_cells {vga_templ/box_y_reg_reg[7]}]
set_property BEL AFF [get_cells {vga_templ/box_y_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {vga_templ/box_y_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {vga_templ/box_y_reg_reg[9]}]
set_property BEL BUFG [get_cells vga_templ/clk_div_inst/inst/clkf_buf]
set_property BEL BUFG [get_cells vga_templ/clk_div_inst/inst/clkout1_buf]
set_property BEL MMCME2_ADV [get_cells vga_templ/clk_div_inst/inst/mmcm_adv_inst]
set_property BEL CARRY4 [get_cells vga_templ/geqOp__11_carry]
set_property BEL CARRY4 [get_cells vga_templ/geqOp__11_carry__0]
set_property BEL B5LUT [get_cells vga_templ/geqOp__11_carry__0_i_1]
set_property BEL A5LUT [get_cells vga_templ/geqOp__11_carry__0_i_2]
set_property BEL B6LUT [get_cells vga_templ/geqOp__11_carry__0_i_3]
set_property BEL A6LUT [get_cells vga_templ/geqOp__11_carry__0_i_4]
set_property BEL D5LUT [get_cells vga_templ/geqOp__11_carry_i_1]
set_property BEL C5LUT [get_cells vga_templ/geqOp__11_carry_i_2]
set_property BEL B5LUT [get_cells vga_templ/geqOp__11_carry_i_3]
set_property BEL A5LUT [get_cells vga_templ/geqOp__11_carry_i_4]
set_property BEL D6LUT [get_cells vga_templ/geqOp__11_carry_i_5]
set_property BEL C6LUT [get_cells vga_templ/geqOp__11_carry_i_6]
set_property BEL B6LUT [get_cells vga_templ/geqOp__11_carry_i_7]
set_property BEL A6LUT [get_cells vga_templ/geqOp__11_carry_i_8]
set_property BEL CARRY4 [get_cells vga_templ/geqOp__17_carry]
set_property BEL CARRY4 [get_cells vga_templ/geqOp__17_carry__0]
set_property BEL B5LUT [get_cells vga_templ/geqOp__17_carry__0_i_1]
set_property BEL A5LUT [get_cells vga_templ/geqOp__17_carry__0_i_2]
set_property BEL B6LUT [get_cells vga_templ/geqOp__17_carry__0_i_3]
set_property BEL A6LUT [get_cells vga_templ/geqOp__17_carry__0_i_4]
set_property BEL D5LUT [get_cells vga_templ/geqOp__17_carry_i_1]
set_property BEL C5LUT [get_cells vga_templ/geqOp__17_carry_i_2]
set_property BEL B5LUT [get_cells vga_templ/geqOp__17_carry_i_3]
set_property BEL A5LUT [get_cells vga_templ/geqOp__17_carry_i_4]
set_property BEL D6LUT [get_cells vga_templ/geqOp__17_carry_i_5]
set_property BEL C6LUT [get_cells vga_templ/geqOp__17_carry_i_6]
set_property BEL B6LUT [get_cells vga_templ/geqOp__17_carry_i_7]
set_property BEL A6LUT [get_cells vga_templ/geqOp__17_carry_i_8]
set_property BEL CARRY4 [get_cells vga_templ/geqOp__5_carry]
set_property BEL CARRY4 [get_cells vga_templ/geqOp__5_carry__0]
set_property BEL B5LUT [get_cells vga_templ/geqOp__5_carry__0_i_1]
set_property BEL B6LUT [get_cells vga_templ/geqOp__5_carry__0_i_2]
set_property BEL A6LUT [get_cells vga_templ/geqOp__5_carry__0_i_3]
set_property BEL C5LUT [get_cells vga_templ/geqOp__5_carry_i_1]
set_property BEL B5LUT [get_cells vga_templ/geqOp__5_carry_i_2]
set_property BEL D6LUT [get_cells vga_templ/geqOp__5_carry_i_3]
set_property BEL C6LUT [get_cells vga_templ/geqOp__5_carry_i_4]
set_property BEL B6LUT [get_cells vga_templ/geqOp__5_carry_i_5]
set_property BEL A6LUT [get_cells vga_templ/geqOp__5_carry_i_6]
set_property BEL CARRY4 [get_cells vga_templ/geqOp_carry]
set_property BEL CARRY4 [get_cells vga_templ/geqOp_carry__0]
set_property BEL B5LUT [get_cells vga_templ/geqOp_carry__0_i_1]
set_property BEL A5LUT [get_cells vga_templ/geqOp_carry__0_i_2]
set_property BEL B6LUT [get_cells vga_templ/geqOp_carry__0_i_3]
set_property BEL A6LUT [get_cells vga_templ/geqOp_carry__0_i_4]
set_property BEL D5LUT [get_cells vga_templ/geqOp_carry_i_1]
set_property BEL C5LUT [get_cells vga_templ/geqOp_carry_i_2]
set_property BEL D6LUT [get_cells vga_templ/geqOp_carry_i_3]
set_property BEL C6LUT [get_cells vga_templ/geqOp_carry_i_4]
set_property BEL B6LUT [get_cells vga_templ/geqOp_carry_i_5]
set_property BEL A6LUT [get_cells vga_templ/geqOp_carry_i_6]
set_property BEL A6LUT [get_cells {vga_templ/h_cntr_reg[0]_i_1}]
set_property BEL C6LUT [get_cells {vga_templ/h_cntr_reg[0]_i_3}]
set_property BEL C6LUT [get_cells {vga_templ/h_cntr_reg[0]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/h_cntr_reg[0]_i_5}]
set_property BEL AFF [get_cells {vga_templ/h_cntr_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {vga_templ/h_cntr_reg_reg[0]_i_2}]
set_property BEL CFF [get_cells {vga_templ/h_cntr_reg_reg[10]}]
set_property BEL DFF [get_cells {vga_templ/h_cntr_reg_reg[11]}]
set_property BEL BFF [get_cells {vga_templ/h_cntr_reg_reg[1]}]
set_property BEL CFF [get_cells {vga_templ/h_cntr_reg_reg[2]}]
set_property BEL DFF [get_cells {vga_templ/h_cntr_reg_reg[3]}]
set_property BEL AFF [get_cells {vga_templ/h_cntr_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {vga_templ/h_cntr_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {vga_templ/h_cntr_reg_reg[5]}]
set_property BEL CFF [get_cells {vga_templ/h_cntr_reg_reg[6]}]
set_property BEL DFF [get_cells {vga_templ/h_cntr_reg_reg[7]}]
set_property BEL AFF [get_cells {vga_templ/h_cntr_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {vga_templ/h_cntr_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {vga_templ/h_cntr_reg_reg[9]}]
set_property BEL AFF [get_cells vga_templ/h_sync_dly_reg_reg]
set_property BEL A6LUT [get_cells vga_templ/h_sync_reg_i_1]
set_property BEL AFF [get_cells vga_templ/h_sync_reg_reg]
set_property BEL CARRY4 [get_cells vga_templ/ltOp__5_carry]
set_property BEL CARRY4 [get_cells vga_templ/ltOp__5_carry__0]
set_property BEL A5LUT [get_cells vga_templ/ltOp__5_carry__0_i_1]
set_property BEL B6LUT [get_cells vga_templ/ltOp__5_carry__0_i_2]
set_property BEL A6LUT [get_cells vga_templ/ltOp__5_carry__0_i_3]
set_property BEL D5LUT [get_cells vga_templ/ltOp__5_carry_i_1]
set_property BEL C5LUT [get_cells vga_templ/ltOp__5_carry_i_2]
set_property BEL B5LUT [get_cells vga_templ/ltOp__5_carry_i_3]
set_property BEL A5LUT [get_cells vga_templ/ltOp__5_carry_i_4]
set_property BEL D6LUT [get_cells vga_templ/ltOp__5_carry_i_5]
set_property BEL C6LUT [get_cells vga_templ/ltOp__5_carry_i_6]
set_property BEL B6LUT [get_cells vga_templ/ltOp__5_carry_i_7]
set_property BEL A6LUT [get_cells vga_templ/ltOp__5_carry_i_8]
set_property BEL CARRY4 [get_cells vga_templ/ltOp_carry]
set_property BEL CARRY4 [get_cells vga_templ/ltOp_carry__0]
set_property BEL A5LUT [get_cells vga_templ/ltOp_carry__0_i_1]
set_property BEL B6LUT [get_cells vga_templ/ltOp_carry__0_i_2]
set_property BEL A6LUT [get_cells vga_templ/ltOp_carry__0_i_3]
set_property BEL D5LUT [get_cells vga_templ/ltOp_carry_i_1]
set_property BEL C5LUT [get_cells vga_templ/ltOp_carry_i_2]
set_property BEL B5LUT [get_cells vga_templ/ltOp_carry_i_3]
set_property BEL A5LUT [get_cells vga_templ/ltOp_carry_i_4]
set_property BEL D6LUT [get_cells vga_templ/ltOp_carry_i_5]
set_property BEL C6LUT [get_cells vga_templ/ltOp_carry_i_6]
set_property BEL B6LUT [get_cells vga_templ/ltOp_carry_i_7]
set_property BEL A6LUT [get_cells vga_templ/ltOp_carry_i_8]
set_property BEL A6LUT [get_cells {vga_templ/v_cntr_reg[0]_i_1}]
set_property BEL C6LUT [get_cells {vga_templ/v_cntr_reg[0]_i_3}]
set_property BEL A6LUT [get_cells {vga_templ/v_cntr_reg[0]_i_4}]
set_property BEL A6LUT [get_cells {vga_templ/v_cntr_reg[0]_i_5}]
set_property BEL AFF [get_cells {vga_templ/v_cntr_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {vga_templ/v_cntr_reg_reg[0]_i_2}]
set_property BEL CFF [get_cells {vga_templ/v_cntr_reg_reg[10]}]
set_property BEL DFF [get_cells {vga_templ/v_cntr_reg_reg[11]}]
set_property BEL BFF [get_cells {vga_templ/v_cntr_reg_reg[1]}]
set_property BEL CFF [get_cells {vga_templ/v_cntr_reg_reg[2]}]
set_property BEL DFF [get_cells {vga_templ/v_cntr_reg_reg[3]}]
set_property BEL AFF [get_cells {vga_templ/v_cntr_reg_reg[4]}]
set_property BEL CARRY4 [get_cells {vga_templ/v_cntr_reg_reg[4]_i_1}]
set_property BEL BFF [get_cells {vga_templ/v_cntr_reg_reg[5]}]
set_property BEL CFF [get_cells {vga_templ/v_cntr_reg_reg[6]}]
set_property BEL DFF [get_cells {vga_templ/v_cntr_reg_reg[7]}]
set_property BEL AFF [get_cells {vga_templ/v_cntr_reg_reg[8]}]
set_property BEL CARRY4 [get_cells {vga_templ/v_cntr_reg_reg[8]_i_1}]
set_property BEL BFF [get_cells {vga_templ/v_cntr_reg_reg[9]}]
set_property BEL AFF [get_cells vga_templ/v_sync_dly_reg_reg]
set_property BEL A6LUT [get_cells vga_templ/v_sync_reg_i_1]
set_property BEL AFF [get_cells vga_templ/v_sync_reg_reg]
set_property BEL B6LUT [get_cells {vga_templ/vga_red_reg[0]_i_1}]
set_property BEL A6LUT [get_cells {vga_templ/vga_red_reg[0]_i_10}]
set_property BEL B5LUT [get_cells {vga_templ/vga_red_reg[0]_i_11}]
set_property BEL A5LUT [get_cells {vga_templ/vga_red_reg[0]_i_12}]
set_property BEL C6LUT [get_cells {vga_templ/vga_red_reg[0]_i_13}]
set_property BEL B6LUT [get_cells {vga_templ/vga_red_reg[0]_i_14}]
set_property BEL A6LUT [get_cells {vga_templ/vga_red_reg[0]_i_15}]
set_property BEL C5LUT [get_cells {vga_templ/vga_red_reg[0]_i_4}]
set_property BEL B5LUT [get_cells {vga_templ/vga_red_reg[0]_i_5}]
set_property BEL A5LUT [get_cells {vga_templ/vga_red_reg[0]_i_6}]
set_property BEL D6LUT [get_cells {vga_templ/vga_red_reg[0]_i_7}]
set_property BEL C6LUT [get_cells {vga_templ/vga_red_reg[0]_i_8}]
set_property BEL B6LUT [get_cells {vga_templ/vga_red_reg[0]_i_9}]
set_property BEL AFF [get_cells {vga_templ/vga_red_reg_reg[0]}]
set_property BEL CARRY4 [get_cells {vga_templ/vga_red_reg_reg[0]_i_2}]
set_property BEL CARRY4 [get_cells {vga_templ/vga_red_reg_reg[0]_i_3}]
set_property BEL AFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica}]
set_property BEL AFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_10}]
set_property BEL BFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_11}]
set_property BEL BFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_2}]
set_property BEL AFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_3}]
set_property BEL BFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_4}]
set_property BEL AFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_5}]
set_property BEL BFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_6}]
set_property BEL CFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_7}]
set_property BEL DFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_8}]
set_property BEL BFF [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_9}]
set_property BEL OUTBUF [get_cells vga_vsync_o_OBUF_inst]
set_property BEL INBUF_EN [get_cells clk_IBUF_inst]
set_property BEL BUFG [get_cells clk_IBUF_BUFG_inst]
set_property LOC SLICE_X32Y119 [get_cells {debouncer/c0_reg[0]}]
set_property LOC SLICE_X44Y103 [get_cells {debouncer/c0_reg[1]}]
set_property LOC SLICE_X41Y102 [get_cells {debouncer/c1_reg[0]}]
set_property LOC SLICE_X50Y103 [get_cells {debouncer/c1_reg[1]}]
set_property LOC SLICE_X41Y102 [get_cells {debouncer/c2_reg[0]}]
set_property LOC SLICE_X50Y99 [get_cells {debouncer/c2_reg[1]}]
set_property LOC SLICE_X51Y99 [get_cells {debouncer/ram_address_reg[18]_i_5}]
set_property LOC SLICE_X89Y145 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_1]
set_property LOC SLICE_X89Y145 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_2]
set_property LOC SLICE_X89Y144 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_3]
set_property LOC SLICE_X89Y145 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_4]
set_property LOC SLICE_X89Y146 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_5]
set_property LOC SLICE_X89Y145 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_6]
set_property LOC SLICE_X89Y145 [get_cells sseg_controller/chip_select_gen/chip_select_reg_reg]
set_property LOC SLICE_X88Y143 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[0]_i_2}]
set_property LOC SLICE_X88Y143 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[0]}]
set_property LOC SLICE_X88Y143 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[0]_i_1}]
set_property LOC SLICE_X88Y145 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[10]}]
set_property LOC SLICE_X88Y145 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[11]}]
set_property LOC SLICE_X88Y146 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[12]}]
set_property LOC SLICE_X88Y146 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[12]_i_1}]
set_property LOC SLICE_X88Y146 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[13]}]
set_property LOC SLICE_X88Y146 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[14]}]
set_property LOC SLICE_X88Y146 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[15]}]
set_property LOC SLICE_X88Y147 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]}]
set_property LOC SLICE_X88Y147 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]_i_1}]
set_property LOC SLICE_X88Y147 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[17]}]
set_property LOC SLICE_X88Y147 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[18]}]
set_property LOC SLICE_X88Y147 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[19]}]
set_property LOC SLICE_X88Y143 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[1]}]
set_property LOC SLICE_X88Y143 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[2]}]
set_property LOC SLICE_X88Y143 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[3]}]
set_property LOC SLICE_X88Y144 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]}]
set_property LOC SLICE_X88Y144 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]_i_1}]
set_property LOC SLICE_X88Y144 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[5]}]
set_property LOC SLICE_X88Y144 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[6]}]
set_property LOC SLICE_X88Y144 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[7]}]
set_property LOC SLICE_X88Y145 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]}]
set_property LOC SLICE_X88Y145 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]_i_1}]
set_property LOC SLICE_X88Y145 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[9]}]
set_property LOC SLICE_X70Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0}]
set_property LOC SLICE_X70Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1}]
set_property LOC SLICE_X70Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2}]
set_property LOC SLICE_X70Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3}]
set_property LOC SLICE_X72Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0}]
set_property LOC SLICE_X72Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1}]
set_property LOC SLICE_X72Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2}]
set_property LOC SLICE_X72Y93 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3}]
set_property LOC SLICE_X72Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0}]
set_property LOC SLICE_X72Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1}]
set_property LOC SLICE_X72Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2}]
set_property LOC SLICE_X72Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3}]
set_property LOC SLICE_X62Y101 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0}]
set_property LOC SLICE_X62Y101 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_13}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_14}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_15}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_18}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_19}]
set_property LOC SLICE_X62Y101 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_20}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_21}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_22}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_23}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_24}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_25}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_26}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_27}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_28}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_29}]
set_property LOC SLICE_X61Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_30}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_31}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_32}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_33}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_34}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_35}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_36}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_37}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_38}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_39}]
set_property LOC SLICE_X72Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_40}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_41}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_42}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_43}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_44}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_45}]
set_property LOC SLICE_X9Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5}]
set_property LOC SLICE_X62Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6}]
set_property LOC SLICE_X62Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_7}]
set_property LOC SLICE_X9Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8}]
set_property LOC SLICE_X62Y50 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9}]
set_property LOC SLICE_X62Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0}]
set_property LOC SLICE_X62Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_11}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_13}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_14}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_15}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_17}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_18}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_19}]
set_property LOC SLICE_X62Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_21}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_22}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_23}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_24}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_25}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_26}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_27}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_28}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_29}]
set_property LOC SLICE_X62Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_30}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_31}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_32}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_33}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_34}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_35}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_36}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_37}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_38}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_39}]
set_property LOC SLICE_X72Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_40}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_41}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_42}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_43}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_44}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_45}]
set_property LOC SLICE_X8Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5}]
set_property LOC SLICE_X62Y147 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6}]
set_property LOC SLICE_X62Y127 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_7}]
set_property LOC SLICE_X12Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8}]
set_property LOC SLICE_X60Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9}]
set_property LOC SLICE_X15Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0}]
set_property LOC SLICE_X15Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_11}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_13}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_14}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_15}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_17}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_18}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_19}]
set_property LOC SLICE_X15Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_21}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_22}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_23}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_24}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_25}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_26}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_27}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_28}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_29}]
set_property LOC SLICE_X36Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_30}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_31}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_32}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_33}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_34}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_35}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_36}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_37}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_38}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_39}]
set_property LOC SLICE_X51Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_40}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_41}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_42}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_43}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_44}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_45}]
set_property LOC SLICE_X8Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5}]
set_property LOC SLICE_X60Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6}]
set_property LOC SLICE_X62Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7}]
set_property LOC SLICE_X8Y154 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_8}]
set_property LOC SLICE_X41Y59 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9}]
set_property LOC SLICE_X60Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0}]
set_property LOC SLICE_X60Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_14}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_18}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19}]
set_property LOC SLICE_X60Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_22}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_24}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_25}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_26}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_27}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_28}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_29}]
set_property LOC SLICE_X62Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_30}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_31}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_32}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_33}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_34}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_35}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_36}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_37}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_38}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_39}]
set_property LOC SLICE_X70Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_40}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_41}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_42}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_43}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_44}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_45}]
set_property LOC SLICE_X8Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5}]
set_property LOC SLICE_X62Y148 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6}]
set_property LOC SLICE_X62Y128 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7}]
set_property LOC SLICE_X8Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8}]
set_property LOC SLICE_X61Y84 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9}]
set_property LOC SLICE_X35Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0}]
set_property LOC SLICE_X35Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_12}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_13}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_14}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_15}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_16}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_19}]
set_property LOC SLICE_X35Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_22}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_23}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_25}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_26}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_27}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_28}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_29}]
set_property LOC SLICE_X62Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_30}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_31}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_32}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_33}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_34}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_35}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_36}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_37}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_38}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_39}]
set_property LOC SLICE_X70Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_40}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_41}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_42}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_43}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_44}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_45}]
set_property LOC SLICE_X10Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5}]
set_property LOC SLICE_X62Y145 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6}]
set_property LOC SLICE_X62Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_7}]
set_property LOC SLICE_X8Y155 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8}]
set_property LOC SLICE_X51Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9}]
set_property LOC SLICE_X36Y95 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]}]
set_property LOC SLICE_X33Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep}]
set_property LOC SLICE_X37Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]}]
set_property LOC SLICE_X41Y86 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep}]
set_property LOC SLICE_X40Y79 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]}]
set_property LOC SLICE_X51Y95 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]}]
set_property LOC SLICE_X64Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]}]
set_property LOC SLICE_X64Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]}]
set_property LOC SLICE_X62Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]}]
set_property LOC SLICE_X52Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]}]
set_property LOC SLICE_X52Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]}]
set_property LOC SLICE_X52Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]}]
set_property LOC SLICE_X52Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]}]
set_property LOC SLICE_X52Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]}]
set_property LOC SLICE_X52Y106 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]}]
set_property LOC SLICE_X52Y106 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]}]
set_property LOC RAMB36_X2Y15 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X74Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1008}]
set_property LOC SLICE_X74Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP}]
set_property LOC SLICE_X72Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_10_LOPT_REMAP}]
set_property LOC SLICE_X72Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_10_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y16 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X74Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop}]
set_property LOC RAMB36_X0Y28 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X28Y140 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_230}]
set_property LOC SLICE_X30Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1240_LOPT_REMAP}]
set_property LOC SLICE_X29Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1250_LOPT_REMAP}]
set_property LOC SLICE_X12Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1250_LOPT_REMAP_1}]
set_property LOC SLICE_X29Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16}]
set_property LOC SLICE_X57Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_226_cooolDelFlop}]
set_property LOC SLICE_X57Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_227_cooolDelFlop}]
set_property LOC SLICE_X28Y140 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_228_cooolDelFlop}]
set_property LOC SLICE_X57Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_229_cooolDelFlop}]
set_property LOC RAMB36_X0Y34 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X14Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_384_LOPT_REMAP}]
set_property LOC SLICE_X14Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_384_LOPT_REMAP_1}]
set_property LOC SLICE_X14Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_384_LOPT_REMAP_2}]
set_property LOC SLICE_X32Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1254_LOPT_REMAP}]
set_property LOC SLICE_X32Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1264_LOPT_REMAP}]
set_property LOC SLICE_X14Y146 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1264_LOPT_REMAP_1}]
set_property LOC SLICE_X14Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23}]
set_property LOC RAMB36_X3Y28 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_233}]
set_property LOC SLICE_X48Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1268_LOPT_REMAP}]
set_property LOC SLICE_X52Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1278_LOPT_REMAP}]
set_property LOC SLICE_X70Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1278_LOPT_REMAP_1}]
set_property LOC SLICE_X54Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_232_cooolDelFlop}]
set_property LOC RAMB36_X1Y37 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X54Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398_LOPT_REMAP}]
set_property LOC SLICE_X54Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398_LOPT_REMAP_1}]
set_property LOC SLICE_X54Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_398_LOPT_REMAP_2}]
set_property LOC SLICE_X48Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1282_LOPT_REMAP}]
set_property LOC SLICE_X48Y115 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1292_LOPT_REMAP}]
set_property LOC SLICE_X56Y133 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1292_LOPT_REMAP_1}]
set_property LOC SLICE_X54Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10}]
set_property LOC RAMB36_X0Y38 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_236}]
set_property LOC SLICE_X32Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1296_LOPT_REMAP}]
set_property LOC SLICE_X31Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1306_LOPT_REMAP}]
set_property LOC SLICE_X18Y159 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1306_LOPT_REMAP_1}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_235_cooolDelFlop}]
set_property LOC RAMB36_X0Y31 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X29Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_412_LOPT_REMAP}]
set_property LOC SLICE_X29Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_412_LOPT_REMAP_1}]
set_property LOC SLICE_X29Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_412_LOPT_REMAP_2}]
set_property LOC SLICE_X32Y107 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1310_LOPT_REMAP}]
set_property LOC SLICE_X32Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1320_LOPT_REMAP}]
set_property LOC SLICE_X15Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1320_LOPT_REMAP_1}]
set_property LOC SLICE_X29Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30}]
set_property LOC RAMB36_X0Y33 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_239}]
set_property LOC SLICE_X13Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1324_LOPT_REMAP}]
set_property LOC SLICE_X13Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1334_LOPT_REMAP}]
set_property LOC SLICE_X13Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1334_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__96}]
set_property LOC SLICE_X8Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_238_cooolDelFlop}]
set_property LOC RAMB36_X0Y35 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X28Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_426_LOPT_REMAP}]
set_property LOC SLICE_X28Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_426_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_426_LOPT_REMAP_2}]
set_property LOC SLICE_X32Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1338_LOPT_REMAP}]
set_property LOC SLICE_X32Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1348_LOPT_REMAP}]
set_property LOC SLICE_X18Y156 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1348_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__95}]
set_property LOC RAMB36_X0Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_242}]
set_property LOC SLICE_X30Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1353_LOPT_REMAP}]
set_property LOC SLICE_X30Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1363_LOPT_REMAP}]
set_property LOC SLICE_X14Y140 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1363_LOPT_REMAP_1}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__68}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_241_cooolDelFlop}]
set_property LOC RAMB36_X0Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_440_LOPT_REMAP}]
set_property LOC SLICE_X8Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_440_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_440_LOPT_REMAP_2}]
set_property LOC SLICE_X30Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1368_LOPT_REMAP}]
set_property LOC SLICE_X30Y109 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1378_LOPT_REMAP}]
set_property LOC SLICE_X14Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1378_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36}]
set_property LOC RAMB36_X2Y17 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X71Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1028_LOPT_REMAP}]
set_property LOC SLICE_X71Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1028_LOPT_REMAP_1}]
set_property LOC SLICE_X71Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1028_LOPT_REMAP_2}]
set_property LOC SLICE_X64Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP}]
set_property LOC SLICE_X69Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46_LOPT_REMAP}]
set_property LOC SLICE_X69Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y18 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X54Y71 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0}]
set_property LOC SLICE_X64Y79 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop}]
set_property LOC RAMB36_X0Y27 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_245}]
set_property LOC SLICE_X30Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1383_LOPT_REMAP}]
set_property LOC SLICE_X30Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1393_LOPT_REMAP}]
set_property LOC SLICE_X14Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1393_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__94}]
set_property LOC SLICE_X8Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_244_cooolDelFlop}]
set_property LOC RAMB36_X2Y36 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X58Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_454_LOPT_REMAP}]
set_property LOC SLICE_X58Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_454_LOPT_REMAP_1}]
set_property LOC SLICE_X58Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_454_LOPT_REMAP_2}]
set_property LOC SLICE_X58Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1398_LOPT_REMAP}]
set_property LOC SLICE_X58Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1408_LOPT_REMAP}]
set_property LOC SLICE_X62Y159 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1408_LOPT_REMAP_1}]
set_property LOC SLICE_X58Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__93}]
set_property LOC RAMB36_X0Y32 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_248}]
set_property LOC SLICE_X29Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1413_LOPT_REMAP}]
set_property LOC SLICE_X28Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1423_LOPT_REMAP}]
set_property LOC SLICE_X14Y133 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1423_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__72}]
set_property LOC SLICE_X9Y152 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_247_cooolDelFlop}]
set_property LOC RAMB36_X0Y39 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X13Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_468_LOPT_REMAP}]
set_property LOC SLICE_X13Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_468_LOPT_REMAP_1}]
set_property LOC SLICE_X13Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_468_LOPT_REMAP_2}]
set_property LOC SLICE_X32Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1428_LOPT_REMAP}]
set_property LOC SLICE_X32Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1438_LOPT_REMAP}]
set_property LOC SLICE_X24Y151 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1438_LOPT_REMAP_1}]
set_property LOC SLICE_X14Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42}]
set_property LOC RAMB36_X0Y29 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_251}]
set_property LOC SLICE_X32Y107 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1442_LOPT_REMAP}]
set_property LOC SLICE_X32Y107 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1453_LOPT_REMAP}]
set_property LOC SLICE_X14Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1453_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__92}]
set_property LOC SLICE_X8Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_250_cooolDelFlop}]
set_property LOC RAMB36_X1Y32 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X59Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_482_LOPT_REMAP}]
set_property LOC SLICE_X59Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_482_LOPT_REMAP_1}]
set_property LOC SLICE_X59Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_482_LOPT_REMAP_2}]
set_property LOC SLICE_X49Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1457_LOPT_REMAP}]
set_property LOC SLICE_X49Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1468_LOPT_REMAP}]
set_property LOC SLICE_X54Y149 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1468_LOPT_REMAP_1}]
set_property LOC SLICE_X58Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__91}]
set_property LOC RAMB36_X1Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X64Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_254}]
set_property LOC SLICE_X65Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1472_LOPT_REMAP}]
set_property LOC SLICE_X64Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1482_LOPT_REMAP}]
set_property LOC SLICE_X63Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1482_LOPT_REMAP_1}]
set_property LOC SLICE_X64Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17}]
set_property LOC SLICE_X64Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2}]
set_property LOC SLICE_X64Y102 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop}]
set_property LOC RAMB36_X1Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y100 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_494_LOPT_REMAP}]
set_property LOC SLICE_X62Y100 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_494_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y100 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_494_LOPT_REMAP_2}]
set_property LOC SLICE_X65Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1486_LOPT_REMAP}]
set_property LOC SLICE_X65Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1496_LOPT_REMAP}]
set_property LOC SLICE_X64Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1496_LOPT_REMAP_1}]
set_property LOC SLICE_X60Y95 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24}]
set_property LOC SLICE_X60Y93 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0}]
set_property LOC RAMB36_X2Y38 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X63Y136 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1041_LOPT_REMAP}]
set_property LOC SLICE_X63Y136 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1041_LOPT_REMAP_1}]
set_property LOC SLICE_X63Y136 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1041_LOPT_REMAP_2}]
set_property LOC SLICE_X62Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16_LOPT_REMAP}]
set_property LOC SLICE_X57Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_82_LOPT_REMAP}]
set_property LOC SLICE_X57Y161 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_82_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y39 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X55Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__3}]
set_property LOC SLICE_X62Y68 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop}]
set_property LOC RAMB36_X3Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X78Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1057_LOPT_REMAP}]
set_property LOC SLICE_X78Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1057_LOPT_REMAP_1}]
set_property LOC SLICE_X78Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1057_LOPT_REMAP_2}]
set_property LOC SLICE_X72Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP}]
set_property LOC SLICE_X76Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_118_LOPT_REMAP}]
set_property LOC SLICE_X76Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_118_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X60Y95 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__4}]
set_property LOC SLICE_X72Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop}]
set_property LOC RAMB18_X2Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram}]
set_property LOC SLICE_X65Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1237}]
set_property LOC SLICE_X66Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2659}]
set_property LOC SLICE_X71Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2670_LOPT_REMAP}]
set_property LOC SLICE_X71Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2670_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_LOPT_REMAP}]
set_property LOC SLICE_X65Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1236_cooolDelFlop}]
set_property LOC RAMB36_X3Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X74Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1010}]
set_property LOC SLICE_X74Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_4_LOPT_REMAP}]
set_property LOC SLICE_X77Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_22_LOPT_REMAP}]
set_property LOC SLICE_X78Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_22_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y15 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X3Y18 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X78Y90 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1073_LOPT_REMAP}]
set_property LOC SLICE_X78Y90 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1073_LOPT_REMAP_1}]
set_property LOC SLICE_X78Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1073_LOPT_REMAP_2}]
set_property LOC SLICE_X79Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_30_LOPT_REMAP}]
set_property LOC SLICE_X77Y94 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_154_LOPT_REMAP}]
set_property LOC SLICE_X77Y94 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_154_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y19 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X79Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop}]
set_property LOC RAMB36_X2Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X70Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1086_LOPT_REMAP}]
set_property LOC SLICE_X70Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1086_LOPT_REMAP_1}]
set_property LOC SLICE_X70Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1086_LOPT_REMAP_2}]
set_property LOC SLICE_X68Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_37_LOPT_REMAP}]
set_property LOC SLICE_X62Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_190_LOPT_REMAP}]
set_property LOC SLICE_X62Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_190_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X68Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_36_cooolDelFlop}]
set_property LOC RAMB36_X0Y18 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X61Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1102_LOPT_REMAP}]
set_property LOC SLICE_X61Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1102_LOPT_REMAP_1}]
set_property LOC SLICE_X61Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1102_LOPT_REMAP_2}]
set_property LOC SLICE_X64Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP}]
set_property LOC SLICE_X32Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_58_LOPT_REMAP}]
set_property LOC SLICE_X32Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_58_LOPT_REMAP_1}]
set_property LOC RAMB36_X0Y19 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X2Y5 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X64Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1115_LOPT_REMAP}]
set_property LOC SLICE_X65Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1115_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1115_LOPT_REMAP_2}]
set_property LOC SLICE_X62Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP}]
set_property LOC SLICE_X58Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_94_LOPT_REMAP}]
set_property LOC SLICE_X58Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_94_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y6 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X3Y12 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X78Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1131_LOPT_REMAP}]
set_property LOC SLICE_X78Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1131_LOPT_REMAP_1}]
set_property LOC SLICE_X79Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1131_LOPT_REMAP_2}]
set_property LOC SLICE_X74Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25_LOPT_REMAP}]
set_property LOC SLICE_X77Y63 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_130_LOPT_REMAP}]
set_property LOC SLICE_X77Y63 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_130_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y13 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X3Y16 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X79Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1147_LOPT_REMAP}]
set_property LOC SLICE_X79Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1147_LOPT_REMAP_1}]
set_property LOC SLICE_X79Y83 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1147_LOPT_REMAP_2}]
set_property LOC SLICE_X79Y85 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_32_LOPT_REMAP}]
set_property LOC SLICE_X77Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_166_LOPT_REMAP}]
set_property LOC SLICE_X77Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_166_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y17 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X1Y31 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_220_LOPT_REMAP}]
set_property LOC SLICE_X62Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_224_LOPT_REMAP}]
set_property LOC SLICE_X60Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1500_LOPT_REMAP}]
set_property LOC SLICE_X62Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1510_LOPT_REMAP}]
set_property LOC SLICE_X62Y112 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1510_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11}]
set_property LOC RAMB36_X1Y27 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X71Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_506_LOPT_REMAP}]
set_property LOC SLICE_X71Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_506_LOPT_REMAP_1}]
set_property LOC SLICE_X71Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_506_LOPT_REMAP_2}]
set_property LOC SLICE_X62Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1514_LOPT_REMAP}]
set_property LOC SLICE_X62Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1524_LOPT_REMAP}]
set_property LOC SLICE_X62Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1524_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18}]
set_property LOC RAMB36_X1Y28 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_257}]
set_property LOC SLICE_X62Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1528_LOPT_REMAP}]
set_property LOC SLICE_X62Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1538_LOPT_REMAP}]
set_property LOC SLICE_X62Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1538_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1}]
set_property LOC SLICE_X62Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_256_cooolDelFlop}]
set_property LOC RAMB36_X0Y36 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X28Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_518_LOPT_REMAP}]
set_property LOC SLICE_X28Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_518_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_518_LOPT_REMAP_2}]
set_property LOC SLICE_X14Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1542_LOPT_REMAP}]
set_property LOC SLICE_X14Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1552_LOPT_REMAP}]
set_property LOC SLICE_X12Y163 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1552_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5}]
set_property LOC RAMB36_X2Y35 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_260}]
set_property LOC SLICE_X63Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1556_LOPT_REMAP}]
set_property LOC SLICE_X63Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1566_LOPT_REMAP}]
set_property LOC SLICE_X63Y163 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1566_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61}]
set_property LOC SLICE_X72Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_259_cooolDelFlop}]
set_property LOC RAMB36_X0Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X28Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_530_LOPT_REMAP}]
set_property LOC SLICE_X28Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_530_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_530_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1570_LOPT_REMAP}]
set_property LOC SLICE_X10Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1580_LOPT_REMAP}]
set_property LOC SLICE_X10Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1580_LOPT_REMAP_1}]
set_property LOC SLICE_X29Y104 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25}]
set_property LOC RAMB36_X1Y35 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y127 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_263}]
set_property LOC SLICE_X58Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1584_LOPT_REMAP}]
set_property LOC SLICE_X58Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1594_LOPT_REMAP}]
set_property LOC SLICE_X58Y130 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1594_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__78}]
set_property LOC SLICE_X62Y127 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_262_cooolDelFlop}]
set_property LOC RAMB36_X2Y29 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X73Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_542_LOPT_REMAP}]
set_property LOC SLICE_X72Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_542_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_542_LOPT_REMAP_2}]
set_property LOC SLICE_X72Y115 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1598_LOPT_REMAP}]
set_property LOC SLICE_X72Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1608_LOPT_REMAP}]
set_property LOC SLICE_X72Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1608_LOPT_REMAP_1}]
set_property LOC SLICE_X73Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__77}]
set_property LOC RAMB36_X1Y30 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_266}]
set_property LOC SLICE_X62Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1613_LOPT_REMAP}]
set_property LOC SLICE_X62Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1623_LOPT_REMAP}]
set_property LOC SLICE_X62Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1623_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__65}]
set_property LOC SLICE_X62Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_265_cooolDelFlop}]
set_property LOC RAMB36_X0Y25 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X29Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_554_LOPT_REMAP}]
set_property LOC SLICE_X29Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_554_LOPT_REMAP_1}]
set_property LOC SLICE_X29Y104 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_554_LOPT_REMAP_2}]
set_property LOC SLICE_X12Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1628_LOPT_REMAP}]
set_property LOC SLICE_X12Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1638_LOPT_REMAP}]
set_property LOC SLICE_X12Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1638_LOPT_REMAP_1}]
set_property LOC SLICE_X29Y104 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31}]
set_property LOC RAMB36_X1Y0 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X61Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1160_LOPT_REMAP}]
set_property LOC SLICE_X61Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1160_LOPT_REMAP_1}]
set_property LOC SLICE_X61Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1160_LOPT_REMAP_2}]
set_property LOC SLICE_X63Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_39_LOPT_REMAP}]
set_property LOC SLICE_X56Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_202_LOPT_REMAP}]
set_property LOC SLICE_X56Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_202_LOPT_REMAP_1}]
set_property LOC RAMB36_X1Y1 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X1Y34 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_269}]
set_property LOC SLICE_X62Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1643_LOPT_REMAP}]
set_property LOC SLICE_X62Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1653_LOPT_REMAP}]
set_property LOC SLICE_X62Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1653_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__76}]
set_property LOC SLICE_X62Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_268_cooolDelFlop}]
set_property LOC RAMB36_X2Y37 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X74Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_566_LOPT_REMAP}]
set_property LOC SLICE_X74Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_566_LOPT_REMAP_1}]
set_property LOC SLICE_X74Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_566_LOPT_REMAP_2}]
set_property LOC SLICE_X66Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1658_LOPT_REMAP}]
set_property LOC SLICE_X66Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1668_LOPT_REMAP}]
set_property LOC SLICE_X68Y127 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1668_LOPT_REMAP_1}]
set_property LOC SLICE_X74Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__75}]
set_property LOC RAMB36_X3Y29 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X75Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_272}]
set_property LOC SLICE_X72Y115 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1673_LOPT_REMAP}]
set_property LOC SLICE_X72Y115 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1683_LOPT_REMAP}]
set_property LOC SLICE_X75Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1683_LOPT_REMAP_1}]
set_property LOC SLICE_X74Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__69}]
set_property LOC SLICE_X75Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_271_cooolDelFlop}]
set_property LOC RAMB36_X0Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X28Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_578_LOPT_REMAP}]
set_property LOC SLICE_X28Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_578_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_578_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y113 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1688_LOPT_REMAP}]
set_property LOC SLICE_X10Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1698_LOPT_REMAP}]
set_property LOC SLICE_X10Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1698_LOPT_REMAP_1}]
set_property LOC SLICE_X28Y116 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37}]
set_property LOC RAMB36_X1Y36 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_275}]
set_property LOC SLICE_X52Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1702_LOPT_REMAP}]
set_property LOC SLICE_X52Y143 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1713_LOPT_REMAP}]
set_property LOC SLICE_X57Y161 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1713_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__74}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_274_cooolDelFlop}]
set_property LOC RAMB36_X1Y29 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X64Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_590_LOPT_REMAP}]
set_property LOC SLICE_X64Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_590_LOPT_REMAP_1}]
set_property LOC SLICE_X64Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_590_LOPT_REMAP_2}]
set_property LOC SLICE_X64Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1717_LOPT_REMAP}]
set_property LOC SLICE_X64Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1728_LOPT_REMAP}]
set_property LOC SLICE_X64Y109 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1728_LOPT_REMAP_1}]
set_property LOC SLICE_X64Y103 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__73}]
set_property LOC RAMB36_X1Y20 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X60Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_278}]
set_property LOC SLICE_X58Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1732_LOPT_REMAP}]
set_property LOC SLICE_X62Y93 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1742_LOPT_REMAP}]
set_property LOC SLICE_X62Y93 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1742_LOPT_REMAP_1}]
set_property LOC SLICE_X60Y93 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12}]
set_property LOC SLICE_X60Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_277_cooolDelFlop}]
set_property LOC RAMB36_X0Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X10Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_604_LOPT_REMAP}]
set_property LOC SLICE_X10Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_604_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_604_LOPT_REMAP_2}]
set_property LOC SLICE_X12Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1746_LOPT_REMAP}]
set_property LOC SLICE_X12Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1756_LOPT_REMAP}]
set_property LOC SLICE_X12Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1756_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19}]
set_property LOC RAMB36_X2Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X65Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_281}]
set_property LOC SLICE_X33Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1760_LOPT_REMAP}]
set_property LOC SLICE_X46Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1770_LOPT_REMAP}]
set_property LOC SLICE_X47Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1770_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0}]
set_property LOC SLICE_X65Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_280_cooolDelFlop}]
set_property LOC RAMB36_X0Y11 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X10Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_618_LOPT_REMAP}]
set_property LOC SLICE_X10Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_618_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_618_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1774_LOPT_REMAP}]
set_property LOC SLICE_X10Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1784_LOPT_REMAP}]
set_property LOC SLICE_X10Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1784_LOPT_REMAP_1}]
set_property LOC SLICE_X12Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6}]
set_property LOC RAMB36_X2Y0 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X65Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1176_LOPT_REMAP}]
set_property LOC SLICE_X65Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1176_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1176_LOPT_REMAP_2}]
set_property LOC SLICE_X64Y63 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP}]
set_property LOC SLICE_X58Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_70_LOPT_REMAP}]
set_property LOC SLICE_X58Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_70_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y1 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X0Y15 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_284}]
set_property LOC SLICE_X10Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1788_LOPT_REMAP}]
set_property LOC SLICE_X10Y79 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1798_LOPT_REMAP}]
set_property LOC SLICE_X10Y79 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1798_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__62}]
set_property LOC SLICE_X8Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_283_cooolDelFlop}]
set_property LOC RAMB36_X0Y7 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X9Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_632_LOPT_REMAP}]
set_property LOC SLICE_X9Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_632_LOPT_REMAP_1}]
set_property LOC SLICE_X9Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_632_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1802_LOPT_REMAP}]
set_property LOC SLICE_X10Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1812_LOPT_REMAP}]
set_property LOC SLICE_X10Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1812_LOPT_REMAP_1}]
set_property LOC SLICE_X9Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26}]
set_property LOC RAMB36_X1Y15 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y76 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_287}]
set_property LOC SLICE_X60Y68 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1816_LOPT_REMAP}]
set_property LOC SLICE_X62Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1826_LOPT_REMAP}]
set_property LOC SLICE_X62Y71 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1826_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__84}]
set_property LOC SLICE_X62Y76 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_286_cooolDelFlop}]
set_property LOC RAMB36_X0Y12 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X10Y64 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_646_LOPT_REMAP}]
set_property LOC SLICE_X10Y64 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_646_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y64 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_646_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1830_LOPT_REMAP}]
set_property LOC SLICE_X10Y62 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1840_LOPT_REMAP}]
set_property LOC SLICE_X10Y62 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1840_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y64 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__83}]
set_property LOC RAMB36_X1Y18 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X57Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_290}]
set_property LOC SLICE_X61Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1845_LOPT_REMAP}]
set_property LOC SLICE_X61Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1855_LOPT_REMAP}]
set_property LOC SLICE_X62Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1855_LOPT_REMAP_1}]
set_property LOC SLICE_X57Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__66}]
set_property LOC SLICE_X57Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_289_cooolDelFlop}]
set_property LOC RAMB36_X0Y9 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X12Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_660_LOPT_REMAP}]
set_property LOC SLICE_X12Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_660_LOPT_REMAP_1}]
set_property LOC SLICE_X12Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_660_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1860_LOPT_REMAP}]
set_property LOC SLICE_X10Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1870_LOPT_REMAP}]
set_property LOC SLICE_X10Y52 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1870_LOPT_REMAP_1}]
set_property LOC SLICE_X12Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32}]
set_property LOC RAMB36_X0Y16 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_293}]
set_property LOC SLICE_X10Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1875_LOPT_REMAP}]
set_property LOC SLICE_X10Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1885_LOPT_REMAP}]
set_property LOC SLICE_X10Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1885_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__82}]
set_property LOC SLICE_X8Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_292_cooolDelFlop}]
set_property LOC RAMB36_X1Y16 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X63Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_674_LOPT_REMAP}]
set_property LOC SLICE_X63Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_674_LOPT_REMAP_1}]
set_property LOC SLICE_X63Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_674_LOPT_REMAP_2}]
set_property LOC SLICE_X66Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1890_LOPT_REMAP}]
set_property LOC SLICE_X65Y81 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1900_LOPT_REMAP}]
set_property LOC SLICE_X64Y82 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1900_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y77 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__81}]
set_property LOC RAMB36_X0Y13 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X10Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_296}]
set_property LOC SLICE_X12Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1905_LOPT_REMAP}]
set_property LOC SLICE_X12Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1915_LOPT_REMAP}]
set_property LOC SLICE_X12Y68 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1915_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__70}]
set_property LOC SLICE_X10Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_295_cooolDelFlop}]
set_property LOC RAMB36_X2Y13 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y67 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_688_LOPT_REMAP}]
set_property LOC SLICE_X62Y67 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_688_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y67 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_688_LOPT_REMAP_2}]
set_property LOC SLICE_X72Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1920_LOPT_REMAP}]
set_property LOC SLICE_X72Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1930_LOPT_REMAP}]
set_property LOC SLICE_X72Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1930_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y67 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38}]
set_property LOC RAMB36_X3Y10 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X65Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1189_LOPT_REMAP}]
set_property LOC SLICE_X65Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1189_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y58 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1189_LOPT_REMAP_2}]
set_property LOC SLICE_X62Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_20_LOPT_REMAP}]
set_property LOC SLICE_X71Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_106_LOPT_REMAP}]
set_property LOC SLICE_X71Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_106_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y11 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X0Y17 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X9Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_299}]
set_property LOC SLICE_X10Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1934_LOPT_REMAP}]
set_property LOC SLICE_X10Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1945_LOPT_REMAP}]
set_property LOC SLICE_X10Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1945_LOPT_REMAP_1}]
set_property LOC SLICE_X9Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__80}]
set_property LOC SLICE_X9Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_298_cooolDelFlop}]
set_property LOC RAMB36_X0Y10 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_702_LOPT_REMAP}]
set_property LOC SLICE_X8Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_702_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_702_LOPT_REMAP_2}]
set_property LOC SLICE_X10Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1949_LOPT_REMAP}]
set_property LOC SLICE_X10Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1960_LOPT_REMAP}]
set_property LOC SLICE_X10Y52 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1960_LOPT_REMAP_1}]
set_property LOC SLICE_X9Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__79}]
set_property LOC RAMB36_X2Y20 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_302}]
set_property LOC SLICE_X60Y111 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1964_LOPT_REMAP}]
set_property LOC SLICE_X58Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1974_LOPT_REMAP}]
set_property LOC SLICE_X58Y110 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1974_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_301_cooolDelFlop}]
set_property LOC RAMB36_X2Y21 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_714_LOPT_REMAP}]
set_property LOC SLICE_X72Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_714_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_714_LOPT_REMAP_2}]
set_property LOC SLICE_X58Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1978_LOPT_REMAP}]
set_property LOC SLICE_X58Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1988_LOPT_REMAP}]
set_property LOC SLICE_X58Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1988_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20}]
set_property LOC RAMB36_X1Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X61Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_305}]
set_property LOC SLICE_X61Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1992_LOPT_REMAP}]
set_property LOC SLICE_X61Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2002_LOPT_REMAP}]
set_property LOC SLICE_X62Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2002_LOPT_REMAP_1}]
set_property LOC SLICE_X61Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1}]
set_property LOC SLICE_X61Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_304_cooolDelFlop}]
set_property LOC RAMB36_X2Y19 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X73Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_726_LOPT_REMAP}]
set_property LOC SLICE_X73Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_726_LOPT_REMAP_1}]
set_property LOC SLICE_X73Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_726_LOPT_REMAP_2}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2006_LOPT_REMAP}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2016_LOPT_REMAP}]
set_property LOC SLICE_X72Y122 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2016_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7}]
set_property LOC RAMB36_X3Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X78Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_308}]
set_property LOC SLICE_X73Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2020_LOPT_REMAP}]
set_property LOC SLICE_X73Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2030_LOPT_REMAP}]
set_property LOC SLICE_X76Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2030_LOPT_REMAP_1}]
set_property LOC SLICE_X78Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51}]
set_property LOC SLICE_X78Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_307_cooolDelFlop}]
set_property LOC RAMB36_X0Y37 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X33Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_738_LOPT_REMAP}]
set_property LOC SLICE_X33Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_738_LOPT_REMAP_1}]
set_property LOC SLICE_X33Y138 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_738_LOPT_REMAP_2}]
set_property LOC SLICE_X30Y135 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2034_LOPT_REMAP}]
set_property LOC SLICE_X30Y135 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2044_LOPT_REMAP}]
set_property LOC SLICE_X18Y159 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2044_LOPT_REMAP_1}]
set_property LOC SLICE_X34Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27}]
set_property LOC RAMB36_X1Y21 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X61Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_311}]
set_property LOC SLICE_X57Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2048_LOPT_REMAP}]
set_property LOC SLICE_X57Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2058_LOPT_REMAP}]
set_property LOC SLICE_X58Y108 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2058_LOPT_REMAP_1}]
set_property LOC SLICE_X61Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50}]
set_property LOC SLICE_X61Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_310_cooolDelFlop}]
set_property LOC RAMB36_X2Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X63Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_750_LOPT_REMAP}]
set_property LOC SLICE_X63Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_750_LOPT_REMAP_1}]
set_property LOC SLICE_X63Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_750_LOPT_REMAP_2}]
set_property LOC SLICE_X63Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2062_LOPT_REMAP}]
set_property LOC SLICE_X66Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2072_LOPT_REMAP}]
set_property LOC SLICE_X66Y124 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2072_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49}]
set_property LOC RAMB36_X1Y38 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X71Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1205_LOPT_REMAP}]
set_property LOC SLICE_X71Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1205_LOPT_REMAP_1}]
set_property LOC SLICE_X70Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1205_LOPT_REMAP_2}]
set_property LOC SLICE_X72Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27_LOPT_REMAP}]
set_property LOC SLICE_X54Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_142_LOPT_REMAP}]
set_property LOC SLICE_X54Y151 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_142_LOPT_REMAP_1}]
set_property LOC RAMB36_X1Y39 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC RAMB36_X2Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y133 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_314}]
set_property LOC SLICE_X66Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2077_LOPT_REMAP}]
set_property LOC SLICE_X70Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2087_LOPT_REMAP}]
set_property LOC SLICE_X71Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2087_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48}]
set_property LOC SLICE_X72Y133 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_313_cooolDelFlop}]
set_property LOC RAMB36_X1Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X71Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_762_LOPT_REMAP}]
set_property LOC SLICE_X71Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_762_LOPT_REMAP_1}]
set_property LOC SLICE_X71Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_762_LOPT_REMAP_2}]
set_property LOC SLICE_X61Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2092_LOPT_REMAP}]
set_property LOC SLICE_X61Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2102_LOPT_REMAP}]
set_property LOC SLICE_X61Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2102_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y128 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33}]
set_property LOC RAMB36_X3Y21 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X78Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_317}]
set_property LOC SLICE_X72Y123 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2107_LOPT_REMAP}]
set_property LOC SLICE_X73Y119 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2117_LOPT_REMAP}]
set_property LOC SLICE_X78Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2117_LOPT_REMAP_1}]
set_property LOC SLICE_X78Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47}]
set_property LOC SLICE_X78Y105 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_316_cooolDelFlop}]
set_property LOC RAMB36_X0Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X34Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_774_LOPT_REMAP}]
set_property LOC SLICE_X34Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_774_LOPT_REMAP_1}]
set_property LOC SLICE_X34Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_774_LOPT_REMAP_2}]
set_property LOC SLICE_X29Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2122_LOPT_REMAP}]
set_property LOC SLICE_X29Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2132_LOPT_REMAP}]
set_property LOC SLICE_X13Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2132_LOPT_REMAP_1}]
set_property LOC SLICE_X34Y137 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46}]
set_property LOC RAMB36_X2Y24 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X71Y122 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_320}]
set_property LOC SLICE_X63Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2137_LOPT_REMAP}]
set_property LOC SLICE_X63Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2147_LOPT_REMAP}]
set_property LOC SLICE_X63Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2147_LOPT_REMAP_1}]
set_property LOC SLICE_X71Y122 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45}]
set_property LOC SLICE_X71Y122 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_319_cooolDelFlop}]
set_property LOC RAMB36_X3Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_786_LOPT_REMAP}]
set_property LOC SLICE_X72Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_786_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y129 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_786_LOPT_REMAP_2}]
set_property LOC SLICE_X73Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2152_LOPT_REMAP}]
set_property LOC SLICE_X73Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2162_LOPT_REMAP}]
set_property LOC SLICE_X76Y126 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2162_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y128 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39}]
set_property LOC RAMB36_X3Y20 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X78Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_323}]
set_property LOC SLICE_X73Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2166_LOPT_REMAP}]
set_property LOC SLICE_X73Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2177_LOPT_REMAP}]
set_property LOC SLICE_X76Y121 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2177_LOPT_REMAP_1}]
set_property LOC SLICE_X78Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44}]
set_property LOC SLICE_X78Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_322_cooolDelFlop}]
set_property LOC RAMB36_X1Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_798_LOPT_REMAP}]
set_property LOC SLICE_X62Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_798_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_798_LOPT_REMAP_2}]
set_property LOC SLICE_X58Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2181_LOPT_REMAP}]
set_property LOC SLICE_X58Y118 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2192_LOPT_REMAP}]
set_property LOC SLICE_X58Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2192_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y132 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43}]
set_property LOC RAMB36_X0Y2 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_326}]
set_property LOC SLICE_X32Y76 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2196_LOPT_REMAP}]
set_property LOC SLICE_X30Y74 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2206_LOPT_REMAP}]
set_property LOC SLICE_X14Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2206_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14}]
set_property LOC SLICE_X8Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_325_cooolDelFlop}]
set_property LOC RAMB36_X1Y6 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y43 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_812_LOPT_REMAP}]
set_property LOC SLICE_X62Y43 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_812_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y43 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_812_LOPT_REMAP_2}]
set_property LOC SLICE_X50Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2210_LOPT_REMAP}]
set_property LOC SLICE_X50Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2220_LOPT_REMAP}]
set_property LOC SLICE_X52Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2220_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21}]
set_property LOC RAMB18_X2Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram}]
set_property LOC SLICE_X69Y62 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2683_LOPT_REMAP}]
set_property LOC SLICE_X69Y62 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_2683_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0}]
set_property LOC RAMB36_X0Y4 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X10Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_329}]
set_property LOC SLICE_X32Y76 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2224_LOPT_REMAP}]
set_property LOC SLICE_X32Y76 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2234_LOPT_REMAP}]
set_property LOC SLICE_X18Y49 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2234_LOPT_REMAP_1}]
set_property LOC SLICE_X10Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2}]
set_property LOC SLICE_X10Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_328_cooolDelFlop}]
set_property LOC RAMB36_X1Y5 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X57Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_826_LOPT_REMAP}]
set_property LOC SLICE_X57Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_826_LOPT_REMAP_1}]
set_property LOC SLICE_X57Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_826_LOPT_REMAP_2}]
set_property LOC SLICE_X53Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2238_LOPT_REMAP}]
set_property LOC SLICE_X54Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2248_LOPT_REMAP}]
set_property LOC SLICE_X54Y61 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2248_LOPT_REMAP_1}]
set_property LOC SLICE_X56Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8}]
set_property LOC RAMB36_X1Y2 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_332}]
set_property LOC SLICE_X53Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2252_LOPT_REMAP}]
set_property LOC SLICE_X53Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2262_LOPT_REMAP}]
set_property LOC SLICE_X54Y75 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2262_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60}]
set_property LOC SLICE_X62Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_331_cooolDelFlop}]
set_property LOC RAMB36_X0Y5 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X13Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_840_LOPT_REMAP}]
set_property LOC SLICE_X13Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_840_LOPT_REMAP_1}]
set_property LOC SLICE_X13Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_840_LOPT_REMAP_2}]
set_property LOC SLICE_X30Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2266_LOPT_REMAP}]
set_property LOC SLICE_X30Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2276_LOPT_REMAP}]
set_property LOC SLICE_X14Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2276_LOPT_REMAP_1}]
set_property LOC SLICE_X14Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28}]
set_property LOC RAMB36_X2Y2 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_335}]
set_property LOC SLICE_X50Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2280_LOPT_REMAP}]
set_property LOC SLICE_X50Y76 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2290_LOPT_REMAP}]
set_property LOC SLICE_X56Y64 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2290_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59}]
set_property LOC SLICE_X72Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_334_cooolDelFlop}]
set_property LOC RAMB36_X0Y3 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X16Y45 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_854_LOPT_REMAP}]
set_property LOC SLICE_X16Y45 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_854_LOPT_REMAP_1}]
set_property LOC SLICE_X16Y45 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_854_LOPT_REMAP_2}]
set_property LOC SLICE_X28Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2294_LOPT_REMAP}]
set_property LOC SLICE_X28Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2304_LOPT_REMAP}]
set_property LOC SLICE_X20Y49 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2304_LOPT_REMAP_1}]
set_property LOC SLICE_X16Y45 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__58}]
set_property LOC RAMB36_X2Y12 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X65Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_338}]
set_property LOC SLICE_X53Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2309_LOPT_REMAP}]
set_property LOC SLICE_X53Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2319_LOPT_REMAP}]
set_property LOC SLICE_X61Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2319_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57}]
set_property LOC SLICE_X65Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_337_cooolDelFlop}]
set_property LOC RAMB36_X0Y1 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X14Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_868_LOPT_REMAP}]
set_property LOC SLICE_X14Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_868_LOPT_REMAP_1}]
set_property LOC SLICE_X14Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_868_LOPT_REMAP_2}]
set_property LOC SLICE_X30Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2324_LOPT_REMAP}]
set_property LOC SLICE_X30Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2334_LOPT_REMAP}]
set_property LOC SLICE_X20Y49 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2334_LOPT_REMAP_1}]
set_property LOC SLICE_X14Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34}]
set_property LOC RAMB36_X2Y3 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_341}]
set_property LOC SLICE_X54Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2339_LOPT_REMAP}]
set_property LOC SLICE_X54Y79 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2349_LOPT_REMAP}]
set_property LOC SLICE_X58Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2349_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y23 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56}]
set_property LOC SLICE_X72Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_340_cooolDelFlop}]
set_property LOC RAMB36_X1Y3 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X65Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_882_LOPT_REMAP}]
set_property LOC SLICE_X65Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_882_LOPT_REMAP_1}]
set_property LOC SLICE_X64Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_882_LOPT_REMAP_2}]
set_property LOC SLICE_X49Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2354_LOPT_REMAP}]
set_property LOC SLICE_X50Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2364_LOPT_REMAP}]
set_property LOC SLICE_X52Y70 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2364_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__55}]
set_property LOC RAMB36_X0Y20 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X62Y96 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1012}]
set_property LOC SLICE_X74Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_6_LOPT_REMAP}]
set_property LOC SLICE_X32Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_34_LOPT_REMAP}]
set_property LOC SLICE_X30Y114 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_34_LOPT_REMAP_1}]
set_property LOC RAMB36_X0Y21 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X58Y101 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1}]
set_property LOC RAMB36_X1Y4 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_344}]
set_property LOC SLICE_X49Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2369_LOPT_REMAP}]
set_property LOC SLICE_X49Y73 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2379_LOPT_REMAP}]
set_property LOC SLICE_X52Y53 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2379_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54}]
set_property LOC SLICE_X62Y22 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_343_cooolDelFlop}]
set_property LOC RAMB36_X2Y4 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X56Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_896_LOPT_REMAP}]
set_property LOC SLICE_X56Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_896_LOPT_REMAP_1}]
set_property LOC SLICE_X56Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_896_LOPT_REMAP_2}]
set_property LOC SLICE_X54Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2384_LOPT_REMAP}]
set_property LOC SLICE_X54Y80 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2394_LOPT_REMAP}]
set_property LOC SLICE_X58Y71 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2394_LOPT_REMAP_1}]
set_property LOC SLICE_X56Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40}]
set_property LOC RAMB36_X0Y0 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X8Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_347}]
set_property LOC SLICE_X34Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2398_LOPT_REMAP}]
set_property LOC SLICE_X34Y78 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2409_LOPT_REMAP}]
set_property LOC SLICE_X28Y67 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2409_LOPT_REMAP_1}]
set_property LOC SLICE_X8Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53}]
set_property LOC SLICE_X8Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_346_cooolDelFlop}]
set_property LOC RAMB36_X1Y7 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X64Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_910_LOPT_REMAP}]
set_property LOC SLICE_X64Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_910_LOPT_REMAP_1}]
set_property LOC SLICE_X64Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_910_LOPT_REMAP_2}]
set_property LOC SLICE_X54Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2413_LOPT_REMAP}]
set_property LOC SLICE_X54Y67 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2424_LOPT_REMAP}]
set_property LOC SLICE_X56Y54 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2424_LOPT_REMAP_1}]
set_property LOC SLICE_X65Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52}]
set_property LOC RAMB36_X2Y7 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y39 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_350}]
set_property LOC SLICE_X72Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2428_LOPT_REMAP}]
set_property LOC SLICE_X72Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2438_LOPT_REMAP}]
set_property LOC SLICE_X72Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2438_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15}]
set_property LOC SLICE_X72Y39 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_349_cooolDelFlop}]
set_property LOC RAMB36_X0Y8 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X42Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_922_LOPT_REMAP}]
set_property LOC SLICE_X42Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_922_LOPT_REMAP_1}]
set_property LOC SLICE_X42Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_922_LOPT_REMAP_2}]
set_property LOC SLICE_X33Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2442_LOPT_REMAP}]
set_property LOC SLICE_X32Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2452_LOPT_REMAP}]
set_property LOC SLICE_X28Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2452_LOPT_REMAP_1}]
set_property LOC SLICE_X42Y41 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22}]
set_property LOC RAMB36_X0Y6 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X36Y35 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_353}]
set_property LOC SLICE_X28Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2456_LOPT_REMAP}]
set_property LOC SLICE_X28Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2466_LOPT_REMAP}]
set_property LOC SLICE_X15Y49 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2466_LOPT_REMAP_1}]
set_property LOC SLICE_X42Y41 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3}]
set_property LOC SLICE_X36Y35 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_352_cooolDelFlop}]
set_property LOC RAMB36_X1Y33 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X54Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_934_LOPT_REMAP}]
set_property LOC SLICE_X54Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_934_LOPT_REMAP_1}]
set_property LOC SLICE_X54Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_934_LOPT_REMAP_2}]
set_property LOC SLICE_X49Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2470_LOPT_REMAP}]
set_property LOC SLICE_X49Y120 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2480_LOPT_REMAP}]
set_property LOC SLICE_X54Y159 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2480_LOPT_REMAP_1}]
set_property LOC SLICE_X54Y139 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9}]
set_property LOC RAMB36_X2Y9 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_356}]
set_property LOC SLICE_X72Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2484_LOPT_REMAP}]
set_property LOC SLICE_X72Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2494_LOPT_REMAP}]
set_property LOC SLICE_X72Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2494_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y44 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63}]
set_property LOC SLICE_X72Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_355_cooolDelFlop}]
set_property LOC RAMB36_X1Y10 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X67Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_946_LOPT_REMAP}]
set_property LOC SLICE_X67Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_946_LOPT_REMAP_1}]
set_property LOC SLICE_X67Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_946_LOPT_REMAP_2}]
set_property LOC SLICE_X62Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2498_LOPT_REMAP}]
set_property LOC SLICE_X62Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2508_LOPT_REMAP}]
set_property LOC SLICE_X62Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2508_LOPT_REMAP_1}]
set_property LOC SLICE_X67Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29}]
set_property LOC RAMB36_X3Y26 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X79Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1221_LOPT_REMAP}]
set_property LOC SLICE_X79Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1221_LOPT_REMAP_1}]
set_property LOC SLICE_X79Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1221_LOPT_REMAP_2}]
set_property LOC SLICE_X79Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_34_LOPT_REMAP}]
set_property LOC SLICE_X70Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_178_LOPT_REMAP}]
set_property LOC SLICE_X70Y117 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_178_LOPT_REMAP_1}]
set_property LOC RAMB36_X3Y27 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X57Y89 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2}]
set_property LOC RAMB36_X1Y17 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_359}]
set_property LOC SLICE_X61Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2512_LOPT_REMAP}]
set_property LOC SLICE_X62Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2522_LOPT_REMAP}]
set_property LOC SLICE_X62Y87 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2522_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__90}]
set_property LOC SLICE_X62Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_358_cooolDelFlop}]
set_property LOC RAMB36_X1Y13 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_958_LOPT_REMAP}]
set_property LOC SLICE_X62Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_958_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y60 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_958_LOPT_REMAP_2}]
set_property LOC SLICE_X64Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2526_LOPT_REMAP}]
set_property LOC SLICE_X62Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2536_LOPT_REMAP}]
set_property LOC SLICE_X62Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2536_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y61 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__89}]
set_property LOC RAMB36_X1Y9 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_362}]
set_property LOC SLICE_X62Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2541_LOPT_REMAP}]
set_property LOC SLICE_X62Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2551_LOPT_REMAP}]
set_property LOC SLICE_X62Y53 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2551_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__67}]
set_property LOC SLICE_X62Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_361_cooolDelFlop}]
set_property LOC RAMB36_X2Y8 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_970_LOPT_REMAP}]
set_property LOC SLICE_X72Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_970_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y47 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_970_LOPT_REMAP_2}]
set_property LOC SLICE_X54Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2556_LOPT_REMAP}]
set_property LOC SLICE_X54Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2566_LOPT_REMAP}]
set_property LOC SLICE_X58Y57 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2566_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35}]
set_property LOC RAMB36_X1Y19 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y61 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_365}]
set_property LOC SLICE_X58Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2571_LOPT_REMAP}]
set_property LOC SLICE_X58Y91 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2581_LOPT_REMAP}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2581_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y61 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__88}]
set_property LOC SLICE_X62Y61 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_364_cooolDelFlop}]
set_property LOC RAMB36_X1Y11 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X66Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_982_LOPT_REMAP}]
set_property LOC SLICE_X66Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_982_LOPT_REMAP_1}]
set_property LOC SLICE_X66Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_982_LOPT_REMAP_2}]
set_property LOC SLICE_X60Y68 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2586_LOPT_REMAP}]
set_property LOC SLICE_X60Y68 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2596_LOPT_REMAP}]
set_property LOC SLICE_X62Y62 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2596_LOPT_REMAP_1}]
set_property LOC SLICE_X67Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__87}]
set_property LOC RAMB36_X2Y10 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X72Y52 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_368}]
set_property LOC SLICE_X72Y56 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2601_LOPT_REMAP}]
set_property LOC SLICE_X72Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2611_LOPT_REMAP}]
set_property LOC SLICE_X72Y53 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2611_LOPT_REMAP_1}]
set_property LOC SLICE_X72Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__71}]
set_property LOC SLICE_X72Y52 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_367_cooolDelFlop}]
set_property LOC RAMB36_X1Y14 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_994_LOPT_REMAP}]
set_property LOC SLICE_X62Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_994_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_994_LOPT_REMAP_2}]
set_property LOC SLICE_X64Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2616_LOPT_REMAP}]
set_property LOC SLICE_X64Y68 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2626_LOPT_REMAP}]
set_property LOC SLICE_X64Y69 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2626_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y72 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41}]
set_property LOC RAMB36_X1Y12 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y41 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_371}]
set_property LOC SLICE_X58Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2630_LOPT_REMAP}]
set_property LOC SLICE_X58Y66 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2641_LOPT_REMAP}]
set_property LOC SLICE_X58Y65 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2641_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__86}]
set_property LOC SLICE_X62Y41 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_370_cooolDelFlop}]
set_property LOC RAMB36_X1Y8 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X62Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1006_LOPT_REMAP}]
set_property LOC SLICE_X62Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1006_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1006_LOPT_REMAP_2}]
set_property LOC SLICE_X60Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2645_LOPT_REMAP}]
set_property LOC SLICE_X60Y55 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2656_LOPT_REMAP}]
set_property LOC SLICE_X60Y51 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_2656_LOPT_REMAP_1}]
set_property LOC SLICE_X62Y42 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__85}]
set_property LOC RAMB36_X2Y27 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B}]
set_property LOC SLICE_X70Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1234_LOPT_REMAP}]
set_property LOC SLICE_X70Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1234_LOPT_REMAP_1}]
set_property LOC SLICE_X71Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_1234_LOPT_REMAP_2}]
set_property LOC SLICE_X68Y88 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_41_LOPT_REMAP}]
set_property LOC SLICE_X68Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_214_LOPT_REMAP}]
set_property LOC SLICE_X68Y125 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_214_LOPT_REMAP_1}]
set_property LOC RAMB36_X2Y28 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T}]
set_property LOC SLICE_X58Y101 [get_cells {uart_mirror/bram_vmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1}]
set_property LOC SLICE_X63Y92 [get_cells uart_mirror/uart/baud_pulse_i_1]
set_property LOC SLICE_X63Y92 [get_cells uart_mirror/uart/baud_pulse_i_2]
set_property LOC SLICE_X62Y92 [get_cells uart_mirror/uart/baud_pulse_i_3]
set_property LOC SLICE_X39Y116 [get_cells uart_mirror/uart/baud_pulse_reg]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud[0]_i_1}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud[1]_i_1}]
set_property LOC SLICE_X64Y92 [get_cells {uart_mirror/uart/count_baud[2]_i_1}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud[3]_i_1}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud[4]_i_1}]
set_property LOC SLICE_X62Y91 [get_cells {uart_mirror/uart/count_baud[5]_i_1}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud[6]_i_1}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud[7]_i_1}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud[8]_i_1}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud[8]_i_2}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud[9]_i_1}]
set_property LOC SLICE_X62Y91 [get_cells {uart_mirror/uart/count_baud[9]_i_2}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud_reg[0]}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud_reg[1]}]
set_property LOC SLICE_X64Y92 [get_cells {uart_mirror/uart/count_baud_reg[2]}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud_reg[3]}]
set_property LOC SLICE_X63Y92 [get_cells {uart_mirror/uart/count_baud_reg[4]}]
set_property LOC SLICE_X62Y91 [get_cells {uart_mirror/uart/count_baud_reg[5]}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud_reg[6]}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud_reg[7]}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud_reg[8]}]
set_property LOC SLICE_X62Y92 [get_cells {uart_mirror/uart/count_baud_reg[9]}]
set_property LOC SLICE_X57Y93 [get_cells {uart_mirror/uart/count_os[0]_i_1}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os[1]_i_1}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os[2]_i_1}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os[3]_i_1}]
set_property LOC SLICE_X57Y93 [get_cells {uart_mirror/uart/count_os[4]_i_1}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os[4]_i_2}]
set_property LOC SLICE_X58Y93 [get_cells {uart_mirror/uart/count_os[5]_i_1}]
set_property LOC SLICE_X58Y93 [get_cells {uart_mirror/uart/count_os[5]_i_2}]
set_property LOC SLICE_X57Y93 [get_cells {uart_mirror/uart/count_os_reg[0]}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os_reg[1]}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os_reg[2]}]
set_property LOC SLICE_X58Y92 [get_cells {uart_mirror/uart/count_os_reg[3]}]
set_property LOC SLICE_X57Y93 [get_cells {uart_mirror/uart/count_os_reg[4]}]
set_property LOC SLICE_X58Y93 [get_cells {uart_mirror/uart/count_os_reg[5]}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count[0]_i_1}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count[1]_i_1}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count[2]_i_1}]
set_property LOC SLICE_X56Y95 [get_cells {uart_mirror/uart/os_count[3]_i_1}]
set_property LOC SLICE_X57Y96 [get_cells {uart_mirror/uart/os_count[3]_i_2}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count[3]_i_3}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count_reg[0]}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count_reg[1]}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count_reg[2]}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/os_count_reg[3]}]
set_property LOC SLICE_X57Y93 [get_cells uart_mirror/uart/os_pulse_i_1]
set_property LOC SLICE_X58Y92 [get_cells uart_mirror/uart/os_pulse_i_2]
set_property LOC SLICE_X57Y93 [get_cells uart_mirror/uart/os_pulse_reg]
set_property LOC SLICE_X51Y99 [get_cells {uart_mirror/uart/ram_address_reg[18]_i_6}]
set_property LOC SLICE_X57Y96 [get_cells {uart_mirror/uart/rx_buffer[3]_i_1}]
set_property LOC SLICE_X57Y95 [get_cells {uart_mirror/uart/rx_buffer[3]_i_2}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_buffer_reg[1]}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_buffer_reg[2]}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_buffer_reg[3]}]
set_property LOC SLICE_X60Y96 [get_cells {uart_mirror/uart/rx_buffer_reg[4]}]
set_property LOC SLICE_X60Y96 [get_cells {uart_mirror/uart/rx_buffer_reg[5]_srl4}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_buffer_reg[5]_srl4_i_1}]
set_property LOC SLICE_X44Y96 [get_cells uart_mirror/uart/rx_busy_i_1]
set_property LOC SLICE_X57Y95 [get_cells uart_mirror/uart/rx_busy_i_2]
set_property LOC SLICE_X44Y96 [get_cells uart_mirror/uart/rx_busy_reg]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count[0]_i_1}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count[1]_i_1}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count[2]_i_1}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count[3]_i_1}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count_reg[0]}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count_reg[1]}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count_reg[2]}]
set_property LOC SLICE_X58Y96 [get_cells {uart_mirror/uart/rx_count_reg[3]}]
set_property LOC SLICE_X57Y96 [get_cells {uart_mirror/uart/rx_data[3]_i_1}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart/rx_data_reg[0]}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart/rx_data_reg[1]}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart/rx_data_reg[2]}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart/rx_data_reg[3]}]
set_property LOC SLICE_X56Y96 [get_cells uart_mirror/uart/rx_state_i_1]
set_property LOC SLICE_X56Y96 [get_cells uart_mirror/uart/rx_state_reg]
set_property LOC SLICE_X59Y101 [get_cells {uart_mirror/uart/tx_buffer[0]_i_1}]
set_property LOC SLICE_X59Y101 [get_cells {uart_mirror/uart/tx_buffer[1]_i_1}]
set_property LOC SLICE_X59Y101 [get_cells {uart_mirror/uart/tx_buffer_reg[0]}]
set_property LOC SLICE_X59Y101 [get_cells {uart_mirror/uart/tx_buffer_reg[1]}]
set_property LOC SLICE_X63Y101 [get_cells {uart_mirror/uart/tx_buffer_reg[2]}]
set_property LOC SLICE_X63Y101 [get_cells {uart_mirror/uart/tx_buffer_reg[3]}]
set_property LOC SLICE_X63Y101 [get_cells {uart_mirror/uart/tx_buffer_reg[4]}]
set_property LOC SLICE_X63Y102 [get_cells {uart_mirror/uart/tx_buffer_reg[5]}]
set_property LOC SLICE_X62Y101 [get_cells {uart_mirror/uart/tx_buffer_reg[6]}]
set_property LOC SLICE_X15Y88 [get_cells {uart_mirror/uart/tx_buffer_reg[7]}]
set_property LOC SLICE_X52Y108 [get_cells {uart_mirror/uart/tx_buffer_reg[8]}]
set_property LOC SLICE_X35Y111 [get_cells {uart_mirror/uart/tx_buffer_reg[9]}]
set_property LOC SLICE_X48Y99 [get_cells uart_mirror/uart/tx_busy_reg]
set_property LOC SLICE_X39Y127 [get_cells {uart_mirror/uart/tx_count[0]_i_1}]
set_property LOC SLICE_X39Y128 [get_cells {uart_mirror/uart/tx_count[1]_i_1}]
set_property LOC SLICE_X39Y128 [get_cells {uart_mirror/uart/tx_count[2]_i_1}]
set_property LOC SLICE_X38Y128 [get_cells {uart_mirror/uart/tx_count[3]_i_2}]
set_property LOC SLICE_X39Y127 [get_cells {uart_mirror/uart/tx_count_reg[0]}]
set_property LOC SLICE_X39Y128 [get_cells {uart_mirror/uart/tx_count_reg[1]}]
set_property LOC SLICE_X39Y128 [get_cells {uart_mirror/uart/tx_count_reg[2]}]
set_property LOC SLICE_X38Y128 [get_cells {uart_mirror/uart/tx_count_reg[3]}]
set_property LOC SLICE_X58Y102 [get_cells uart_mirror/uart/tx_reg]
set_property LOC SLICE_X38Y128 [get_cells uart_mirror/uart/tx_state_i_1]
set_property LOC SLICE_X38Y128 [get_cells uart_mirror/uart/tx_state_i_2]
set_property LOC SLICE_X39Y128 [get_cells uart_mirror/uart/tx_state_i_4]
set_property LOC SLICE_X32Y120 [get_cells uart_mirror/uart/tx_state_reg]
set_property LOC SLICE_X41Y102 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[0]_i_1}]
set_property LOC SLICE_X44Y103 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[1]_i_1}]
set_property LOC SLICE_X41Y102 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_1}]
set_property LOC SLICE_X41Y101 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_2}]
set_property LOC SLICE_X43Y99 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_3}]
set_property LOC SLICE_X41Y101 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg[2]_i_4}]
set_property LOC SLICE_X39Y111 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg_reg[0]}]
set_property LOC SLICE_X44Y103 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg_reg[1]}]
set_property LOC SLICE_X38Y103 [get_cells {uart_mirror/uart_ram_fsm/FSM_sequential_state_reg_reg[2]}]
set_property LOC SLICE_X41Y101 [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg[0]_i_1}]
set_property LOC SLICE_X41Y101 [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg[1]_i_1}]
set_property LOC SLICE_X41Y101 [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg_reg[0]}]
set_property LOC SLICE_X41Y101 [get_cells {uart_mirror/uart_ram_fsm/clk_cnt_reg_reg[1]}]
set_property LOC SLICE_X51Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_1}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_3}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_4}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_5}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_6}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg[0]_i_7}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_2}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_3}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_4}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg[12]_i_5}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg[16]_i_2}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg[16]_i_3}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg[16]_i_4}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_2}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_3}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_4}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg[4]_i_5}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_2}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_3}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_4}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg[8]_i_5}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[0]}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[0]_i_2}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[10]}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[11]}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[12]}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[12]_i_1}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[13]}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[14]}]
set_property LOC SLICE_X52Y98 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[15]}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[16]}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[16]_i_1}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[17]}]
set_property LOC SLICE_X52Y99 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[18]}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[1]}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[2]}]
set_property LOC SLICE_X52Y95 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[3]}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[4]}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[4]_i_1}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[5]}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[6]}]
set_property LOC SLICE_X52Y96 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[7]}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[8]}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[8]_i_1}]
set_property LOC SLICE_X52Y97 [get_cells {uart_mirror/uart_ram_fsm/index_reg_reg[9]}]
set_property LOC SLICE_X53Y96 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry]
set_property LOC SLICE_X53Y97 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0]
set_property LOC SLICE_X53Y97 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_1]
set_property LOC SLICE_X53Y97 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_2]
set_property LOC SLICE_X53Y97 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_3]
set_property LOC SLICE_X53Y97 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__0_i_4]
set_property LOC SLICE_X53Y98 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1]
set_property LOC SLICE_X53Y98 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_1]
set_property LOC SLICE_X53Y98 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_2]
set_property LOC SLICE_X53Y98 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_3]
set_property LOC SLICE_X53Y98 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__1_i_4]
set_property LOC SLICE_X53Y99 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2]
set_property LOC SLICE_X53Y99 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_1]
set_property LOC SLICE_X53Y99 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_2]
set_property LOC SLICE_X53Y99 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_3]
set_property LOC SLICE_X53Y99 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__2_i_4]
set_property LOC SLICE_X53Y100 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__3]
set_property LOC SLICE_X53Y100 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__3_i_1]
set_property LOC SLICE_X53Y100 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry__3_i_2]
set_property LOC SLICE_X53Y96 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_1]
set_property LOC SLICE_X53Y96 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_2]
set_property LOC SLICE_X53Y96 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_3]
set_property LOC SLICE_X53Y96 [get_cells uart_mirror/uart_ram_fsm/minusOp_carry_i_4]
set_property LOC SLICE_X57Y98 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry]
set_property LOC SLICE_X57Y99 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__0]
set_property LOC SLICE_X57Y100 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__1]
set_property LOC SLICE_X57Y101 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__2]
set_property LOC SLICE_X57Y102 [get_cells uart_mirror/uart_ram_fsm/plusOp_carry__3]
set_property LOC SLICE_X59Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[11]_i_1}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[11]_i_2}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[3]_i_1}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[3]_i_2}]
set_property LOC SLICE_X59Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[7]_i_1}]
set_property LOC SLICE_X59Y96 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg[7]_i_2}]
set_property LOC SLICE_X60Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[0]}]
set_property LOC SLICE_X59Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[10]}]
set_property LOC SLICE_X59Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[11]}]
set_property LOC SLICE_X60Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[1]}]
set_property LOC SLICE_X58Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[2]}]
set_property LOC SLICE_X58Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[3]}]
set_property LOC SLICE_X59Y97 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[4]}]
set_property LOC SLICE_X59Y94 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[5]}]
set_property LOC SLICE_X59Y94 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[6]}]
set_property LOC SLICE_X59Y94 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[7]}]
set_property LOC SLICE_X61Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[8]}]
set_property LOC SLICE_X61Y95 [get_cells {uart_mirror/uart_ram_fsm/pxl_reg_reg[9]}]
set_property LOC SLICE_X51Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[0]_i_1}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[10]_i_1}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[11]_i_1}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[12]_i_1}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[13]_i_1}]
set_property LOC SLICE_X58Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[14]_i_1}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[15]_i_1}]
set_property LOC SLICE_X58Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[16]_i_1}]
set_property LOC SLICE_X56Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[17]_i_1}]
set_property LOC SLICE_X51Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_1}]
set_property LOC SLICE_X51Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_2}]
set_property LOC SLICE_X56Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_3}]
set_property LOC SLICE_X48Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_4}]
set_property LOC SLICE_X41Y102 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[18]_i_7}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[1]_i_1}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[2]_i_1}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[3]_i_1}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[4]_i_1}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[5]_i_1}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[6]_i_1}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[7]_i_1}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[8]_i_1}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg[9]_i_1}]
set_property LOC SLICE_X51Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[0]}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[10]}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[11]}]
set_property LOC SLICE_X54Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[12]}]
set_property LOC SLICE_X54Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[13]}]
set_property LOC SLICE_X57Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[14]}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[15]}]
set_property LOC SLICE_X58Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[16]}]
set_property LOC SLICE_X56Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[17]}]
set_property LOC SLICE_X56Y101 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[18]}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[1]}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[2]}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[3]}]
set_property LOC SLICE_X56Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[4]}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[5]}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[6]}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[7]}]
set_property LOC SLICE_X56Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[8]}]
set_property LOC SLICE_X55Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_address_reg_reg[9]}]
set_property LOC SLICE_X60Y94 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[0]}]
set_property LOC SLICE_X59Y93 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[10]}]
set_property LOC SLICE_X60Y94 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[11]}]
set_property LOC SLICE_X44Y103 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[11]_i_1}]
set_property LOC SLICE_X60Y94 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[1]}]
set_property LOC SLICE_X58Y94 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[2]}]
set_property LOC SLICE_X58Y94 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[3]}]
set_property LOC SLICE_X58Y97 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[4]}]
set_property LOC SLICE_X59Y93 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[5]}]
set_property LOC SLICE_X59Y93 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[6]}]
set_property LOC SLICE_X59Y93 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[7]}]
set_property LOC SLICE_X61Y96 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[8]}]
set_property LOC SLICE_X61Y96 [get_cells {uart_mirror/uart_ram_fsm/ram_data_in_reg[9]}]
set_property LOC SLICE_X41Y102 [get_cells {uart_mirror/uart_ram_fsm/ram_max[18]_i_1}]
set_property LOC SLICE_X53Y97 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[0]}]
set_property LOC SLICE_X53Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[10]}]
set_property LOC SLICE_X53Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[11]}]
set_property LOC SLICE_X54Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[12]}]
set_property LOC SLICE_X53Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[13]}]
set_property LOC SLICE_X53Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[14]}]
set_property LOC SLICE_X53Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[15]}]
set_property LOC SLICE_X53Y99 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[16]}]
set_property LOC SLICE_X53Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[17]}]
set_property LOC SLICE_X53Y100 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[18]}]
set_property LOC SLICE_X53Y96 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[1]}]
set_property LOC SLICE_X53Y96 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[2]}]
set_property LOC SLICE_X53Y96 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[3]}]
set_property LOC SLICE_X53Y97 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[4]}]
set_property LOC SLICE_X53Y97 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[5]}]
set_property LOC SLICE_X53Y97 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[6]}]
set_property LOC SLICE_X53Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[7]}]
set_property LOC SLICE_X53Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[8]}]
set_property LOC SLICE_X54Y98 [get_cells {uart_mirror/uart_ram_fsm/ram_max_reg[9]}]
set_property LOC SLICE_X43Y99 [get_cells uart_mirror/uart_ram_fsm/rx_busy_prev_reg]
set_property LOC SLICE_X54Y97 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry]
set_property LOC SLICE_X54Y98 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0]
set_property LOC SLICE_X54Y98 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0_i_1]
set_property LOC SLICE_X54Y98 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0_i_2]
set_property LOC SLICE_X54Y98 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry__0_i_3]
set_property LOC SLICE_X54Y97 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_1]
set_property LOC SLICE_X54Y97 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_2]
set_property LOC SLICE_X54Y97 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_3]
set_property LOC SLICE_X54Y97 [get_cells uart_mirror/uart_ram_fsm/state_next1_carry_i_4]
set_property LOC SLICE_X63Y101 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[2]_i_1}]
set_property LOC SLICE_X63Y101 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[3]_i_1}]
set_property LOC SLICE_X63Y101 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[4]_i_1}]
set_property LOC SLICE_X63Y102 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[5]_i_1}]
set_property LOC SLICE_X62Y101 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[6]_i_1}]
set_property LOC SLICE_X15Y88 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[7]_i_1}]
set_property LOC SLICE_X52Y108 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[8]_i_1}]
set_property LOC SLICE_X38Y116 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[9]_i_1}]
set_property LOC SLICE_X35Y111 [get_cells {uart_mirror/uart_ram_fsm/tx_buffer[9]_i_2}]
set_property LOC SLICE_X48Y99 [get_cells uart_mirror/uart_ram_fsm/tx_busy_i_1]
set_property LOC SLICE_X38Y116 [get_cells {uart_mirror/uart_ram_fsm/tx_count[3]_i_1}]
set_property LOC SLICE_X38Y128 [get_cells uart_mirror/uart_ram_fsm/tx_state_i_3]
set_property LOC SLICE_X8Y86 [get_cells vga_templ/__23_carry]
set_property LOC SLICE_X8Y87 [get_cells vga_templ/__23_carry__0]
set_property LOC SLICE_X8Y87 [get_cells vga_templ/__23_carry__0_i_1]
set_property LOC SLICE_X8Y87 [get_cells vga_templ/__23_carry__0_i_2]
set_property LOC SLICE_X8Y87 [get_cells vga_templ/__23_carry__0_i_3]
set_property LOC SLICE_X8Y87 [get_cells vga_templ/__23_carry__0_i_4]
set_property LOC SLICE_X6Y87 [get_cells vga_templ/__23_carry__0_i_5]
set_property LOC SLICE_X8Y88 [get_cells vga_templ/__23_carry__1]
set_property LOC SLICE_X8Y88 [get_cells vga_templ/__23_carry__1_i_1]
set_property LOC SLICE_X8Y88 [get_cells vga_templ/__23_carry__1_i_2]
set_property LOC SLICE_X8Y88 [get_cells vga_templ/__23_carry__1_i_3]
set_property LOC SLICE_X8Y88 [get_cells vga_templ/__23_carry__1_i_4]
set_property LOC SLICE_X6Y88 [get_cells vga_templ/__23_carry__1_i_5]
set_property LOC SLICE_X8Y86 [get_cells vga_templ/__23_carry_i_1]
set_property LOC SLICE_X8Y86 [get_cells vga_templ/__23_carry_i_2]
set_property LOC SLICE_X8Y86 [get_cells vga_templ/__23_carry_i_3]
set_property LOC SLICE_X8Y86 [get_cells vga_templ/__23_carry_i_4]
set_property LOC SLICE_X6Y86 [get_cells vga_templ/__23_carry_i_5]
set_property LOC SLICE_X6Y86 [get_cells vga_templ/__23_carry_i_6]
set_property LOC SLICE_X6Y86 [get_cells vga_templ/__23_carry_i_7]
set_property LOC SLICE_X3Y90 [get_cells vga_templ/_carry]
set_property LOC SLICE_X3Y91 [get_cells vga_templ/_carry__0]
set_property LOC SLICE_X3Y91 [get_cells vga_templ/_carry__0_i_1]
set_property LOC SLICE_X3Y91 [get_cells vga_templ/_carry__0_i_2]
set_property LOC SLICE_X3Y91 [get_cells vga_templ/_carry__0_i_3]
set_property LOC SLICE_X3Y91 [get_cells vga_templ/_carry__0_i_4]
set_property LOC SLICE_X1Y91 [get_cells vga_templ/_carry__0_i_5]
set_property LOC SLICE_X3Y92 [get_cells vga_templ/_carry__1]
set_property LOC SLICE_X3Y92 [get_cells vga_templ/_carry__1_i_1]
set_property LOC SLICE_X3Y92 [get_cells vga_templ/_carry__1_i_2]
set_property LOC SLICE_X3Y92 [get_cells vga_templ/_carry__1_i_3]
set_property LOC SLICE_X3Y92 [get_cells vga_templ/_carry__1_i_4]
set_property LOC SLICE_X1Y92 [get_cells vga_templ/_carry__1_i_5]
set_property LOC SLICE_X3Y90 [get_cells vga_templ/_carry_i_1]
set_property LOC SLICE_X3Y90 [get_cells vga_templ/_carry_i_2]
set_property LOC SLICE_X3Y90 [get_cells vga_templ/_carry_i_3]
set_property LOC SLICE_X3Y90 [get_cells vga_templ/_carry_i_4]
set_property LOC SLICE_X1Y90 [get_cells vga_templ/_carry_i_5]
set_property LOC SLICE_X1Y90 [get_cells vga_templ/_carry_i_6]
set_property LOC SLICE_X1Y90 [get_cells vga_templ/_carry_i_7]
set_property LOC SLICE_X5Y85 [get_cells {vga_templ/box_cntr_reg[0]_i_1}]
set_property LOC SLICE_X5Y84 [get_cells {vga_templ/box_cntr_reg[0]_i_3}]
set_property LOC SLICE_X5Y86 [get_cells {vga_templ/box_cntr_reg[0]_i_4}]
set_property LOC SLICE_X5Y85 [get_cells {vga_templ/box_cntr_reg[0]_i_5}]
set_property LOC SLICE_X5Y85 [get_cells {vga_templ/box_cntr_reg[0]_i_6}]
set_property LOC SLICE_X5Y82 [get_cells {vga_templ/box_cntr_reg[0]_i_7}]
set_property LOC SLICE_X4Y82 [get_cells {vga_templ/box_cntr_reg[0]_i_8}]
set_property LOC SLICE_X4Y82 [get_cells {vga_templ/box_cntr_reg_reg[0]}]
set_property LOC SLICE_X4Y82 [get_cells {vga_templ/box_cntr_reg_reg[0]_i_2}]
set_property LOC SLICE_X4Y84 [get_cells {vga_templ/box_cntr_reg_reg[10]}]
set_property LOC SLICE_X5Y84 [get_cells {vga_templ/box_cntr_reg_reg[11]}]
set_property LOC SLICE_X5Y84 [get_cells {vga_templ/box_cntr_reg_reg[11]_CE_cooolgate_en_gate_2702}]
set_property LOC SLICE_X4Y85 [get_cells {vga_templ/box_cntr_reg_reg[12]}]
set_property LOC SLICE_X4Y85 [get_cells {vga_templ/box_cntr_reg_reg[12]_i_1}]
set_property LOC SLICE_X5Y85 [get_cells {vga_templ/box_cntr_reg_reg[13]}]
set_property LOC SLICE_X4Y85 [get_cells {vga_templ/box_cntr_reg_reg[14]}]
set_property LOC SLICE_X4Y85 [get_cells {vga_templ/box_cntr_reg_reg[15]}]
set_property LOC SLICE_X4Y86 [get_cells {vga_templ/box_cntr_reg_reg[16]}]
set_property LOC SLICE_X4Y86 [get_cells {vga_templ/box_cntr_reg_reg[16]_i_1}]
set_property LOC SLICE_X4Y86 [get_cells {vga_templ/box_cntr_reg_reg[17]}]
set_property LOC SLICE_X5Y86 [get_cells {vga_templ/box_cntr_reg_reg[18]}]
set_property LOC SLICE_X5Y86 [get_cells {vga_templ/box_cntr_reg_reg[19]}]
set_property LOC SLICE_X4Y82 [get_cells {vga_templ/box_cntr_reg_reg[1]}]
set_property LOC SLICE_X4Y87 [get_cells {vga_templ/box_cntr_reg_reg[20]}]
set_property LOC SLICE_X4Y87 [get_cells {vga_templ/box_cntr_reg_reg[20]_i_1}]
set_property LOC SLICE_X4Y87 [get_cells {vga_templ/box_cntr_reg_reg[21]}]
set_property LOC SLICE_X4Y87 [get_cells {vga_templ/box_cntr_reg_reg[22]}]
set_property LOC SLICE_X4Y87 [get_cells {vga_templ/box_cntr_reg_reg[23]}]
set_property LOC SLICE_X4Y88 [get_cells {vga_templ/box_cntr_reg_reg[24]}]
set_property LOC SLICE_X4Y88 [get_cells {vga_templ/box_cntr_reg_reg[24]_i_1}]
set_property LOC SLICE_X4Y82 [get_cells {vga_templ/box_cntr_reg_reg[2]}]
set_property LOC SLICE_X4Y82 [get_cells {vga_templ/box_cntr_reg_reg[3]}]
set_property LOC SLICE_X4Y83 [get_cells {vga_templ/box_cntr_reg_reg[4]}]
set_property LOC SLICE_X4Y83 [get_cells {vga_templ/box_cntr_reg_reg[4]_i_1}]
set_property LOC SLICE_X4Y83 [get_cells {vga_templ/box_cntr_reg_reg[5]}]
set_property LOC SLICE_X4Y83 [get_cells {vga_templ/box_cntr_reg_reg[6]}]
set_property LOC SLICE_X4Y83 [get_cells {vga_templ/box_cntr_reg_reg[7]}]
set_property LOC SLICE_X4Y84 [get_cells {vga_templ/box_cntr_reg_reg[8]}]
set_property LOC SLICE_X4Y84 [get_cells {vga_templ/box_cntr_reg_reg[8]_i_1}]
set_property LOC SLICE_X4Y84 [get_cells {vga_templ/box_cntr_reg_reg[9]}]
set_property LOC SLICE_X7Y91 [get_cells vga_templ/box_x_dir_i_1]
set_property LOC SLICE_X7Y88 [get_cells vga_templ/box_x_dir_i_2]
set_property LOC SLICE_X7Y91 [get_cells vga_templ/box_x_dir_i_3]
set_property LOC SLICE_X7Y87 [get_cells vga_templ/box_x_dir_i_4]
set_property LOC SLICE_X7Y88 [get_cells vga_templ/box_x_dir_i_5]
set_property LOC SLICE_X7Y91 [get_cells vga_templ/box_x_dir_i_6]
set_property LOC SLICE_X7Y91 [get_cells vga_templ/box_x_dir_i_7]
set_property LOC SLICE_X7Y91 [get_cells vga_templ/box_x_dir_reg]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg[0]_i_2}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg[0]_i_3}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg[0]_i_4}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg[4]_i_2}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg[4]_i_3}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg[4]_i_4}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg[4]_i_5}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg[8]_i_2}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg[8]_i_3}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg[8]_i_4}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg[8]_i_5}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg_reg[0]}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg_reg[0]_i_1}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg_reg[10]}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg_reg[11]}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg_reg[1]}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg_reg[2]}]
set_property LOC SLICE_X5Y90 [get_cells {vga_templ/box_x_reg_reg[3]}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg_reg[4]}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg_reg[4]_i_1}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg_reg[5]}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg_reg[6]}]
set_property LOC SLICE_X5Y91 [get_cells {vga_templ/box_x_reg_reg[7]}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg_reg[8]}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg_reg[8]_i_1}]
set_property LOC SLICE_X5Y92 [get_cells {vga_templ/box_x_reg_reg[9]}]
set_property LOC SLICE_X1Y89 [get_cells vga_templ/box_y_dir_i_1]
set_property LOC SLICE_X1Y89 [get_cells vga_templ/box_y_dir_i_2]
set_property LOC SLICE_X1Y89 [get_cells vga_templ/box_y_dir_i_3]
set_property LOC SLICE_X1Y88 [get_cells vga_templ/box_y_dir_i_4]
set_property LOC SLICE_X1Y89 [get_cells vga_templ/box_y_dir_i_5]
set_property LOC SLICE_X1Y88 [get_cells vga_templ/box_y_dir_i_6]
set_property LOC SLICE_X3Y89 [get_cells vga_templ/box_y_dir_i_7]
set_property LOC SLICE_X1Y89 [get_cells vga_templ/box_y_dir_reg]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg[0]_i_2}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg[0]_i_3}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg[0]_i_4}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg[4]_i_2}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg[4]_i_3}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg[4]_i_4}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg[4]_i_5}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg[8]_i_2}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg[8]_i_3}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg[8]_i_4}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg[8]_i_5}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg_reg[0]}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg_reg[0]_i_1}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg_reg[10]}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg_reg[11]}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg_reg[1]}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg_reg[2]}]
set_property LOC SLICE_X0Y89 [get_cells {vga_templ/box_y_reg_reg[3]}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg_reg[4]}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg_reg[4]_i_1}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg_reg[5]}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg_reg[6]}]
set_property LOC SLICE_X0Y90 [get_cells {vga_templ/box_y_reg_reg[7]}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg_reg[8]}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg_reg[8]_i_1}]
set_property LOC SLICE_X0Y91 [get_cells {vga_templ/box_y_reg_reg[9]}]
set_property LOC BUFGCTRL_X0Y1 [get_cells vga_templ/clk_div_inst/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells vga_templ/clk_div_inst/inst/clkout1_buf]
set_property LOC MMCME2_ADV_X0Y0 [get_cells vga_templ/clk_div_inst/inst/mmcm_adv_inst]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry]
set_property LOC SLICE_X4Y90 [get_cells vga_templ/geqOp__11_carry__0]
set_property LOC SLICE_X4Y90 [get_cells vga_templ/geqOp__11_carry__0_i_1]
set_property LOC SLICE_X4Y90 [get_cells vga_templ/geqOp__11_carry__0_i_2]
set_property LOC SLICE_X4Y90 [get_cells vga_templ/geqOp__11_carry__0_i_3]
set_property LOC SLICE_X4Y90 [get_cells vga_templ/geqOp__11_carry__0_i_4]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_1]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_2]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_3]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_4]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_5]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_6]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_7]
set_property LOC SLICE_X4Y89 [get_cells vga_templ/geqOp__11_carry_i_8]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry]
set_property LOC SLICE_X7Y90 [get_cells vga_templ/geqOp__17_carry__0]
set_property LOC SLICE_X7Y90 [get_cells vga_templ/geqOp__17_carry__0_i_1]
set_property LOC SLICE_X7Y90 [get_cells vga_templ/geqOp__17_carry__0_i_2]
set_property LOC SLICE_X7Y90 [get_cells vga_templ/geqOp__17_carry__0_i_3]
set_property LOC SLICE_X7Y90 [get_cells vga_templ/geqOp__17_carry__0_i_4]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_1]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_2]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_3]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_4]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_5]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_6]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_7]
set_property LOC SLICE_X7Y89 [get_cells vga_templ/geqOp__17_carry_i_8]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry]
set_property LOC SLICE_X3Y88 [get_cells vga_templ/geqOp__5_carry__0]
set_property LOC SLICE_X3Y88 [get_cells vga_templ/geqOp__5_carry__0_i_1]
set_property LOC SLICE_X3Y88 [get_cells vga_templ/geqOp__5_carry__0_i_2]
set_property LOC SLICE_X3Y88 [get_cells vga_templ/geqOp__5_carry__0_i_3]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry_i_1]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry_i_2]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry_i_3]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry_i_4]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry_i_5]
set_property LOC SLICE_X3Y87 [get_cells vga_templ/geqOp__5_carry_i_6]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry]
set_property LOC SLICE_X9Y90 [get_cells vga_templ/geqOp_carry__0]
set_property LOC SLICE_X9Y90 [get_cells vga_templ/geqOp_carry__0_i_1]
set_property LOC SLICE_X9Y90 [get_cells vga_templ/geqOp_carry__0_i_2]
set_property LOC SLICE_X9Y90 [get_cells vga_templ/geqOp_carry__0_i_3]
set_property LOC SLICE_X9Y90 [get_cells vga_templ/geqOp_carry__0_i_4]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry_i_1]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry_i_2]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry_i_3]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry_i_4]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry_i_5]
set_property LOC SLICE_X9Y89 [get_cells vga_templ/geqOp_carry_i_6]
set_property LOC SLICE_X7Y87 [get_cells {vga_templ/h_cntr_reg[0]_i_1}]
set_property LOC SLICE_X7Y88 [get_cells {vga_templ/h_cntr_reg[0]_i_3}]
set_property LOC SLICE_X7Y87 [get_cells {vga_templ/h_cntr_reg[0]_i_4}]
set_property LOC SLICE_X6Y89 [get_cells {vga_templ/h_cntr_reg[0]_i_5}]
set_property LOC SLICE_X6Y89 [get_cells {vga_templ/h_cntr_reg_reg[0]}]
set_property LOC SLICE_X6Y89 [get_cells {vga_templ/h_cntr_reg_reg[0]_i_2}]
set_property LOC SLICE_X6Y91 [get_cells {vga_templ/h_cntr_reg_reg[10]}]
set_property LOC SLICE_X6Y91 [get_cells {vga_templ/h_cntr_reg_reg[11]}]
set_property LOC SLICE_X6Y89 [get_cells {vga_templ/h_cntr_reg_reg[1]}]
set_property LOC SLICE_X6Y89 [get_cells {vga_templ/h_cntr_reg_reg[2]}]
set_property LOC SLICE_X6Y89 [get_cells {vga_templ/h_cntr_reg_reg[3]}]
set_property LOC SLICE_X6Y90 [get_cells {vga_templ/h_cntr_reg_reg[4]}]
set_property LOC SLICE_X6Y90 [get_cells {vga_templ/h_cntr_reg_reg[4]_i_1}]
set_property LOC SLICE_X6Y90 [get_cells {vga_templ/h_cntr_reg_reg[5]}]
set_property LOC SLICE_X6Y90 [get_cells {vga_templ/h_cntr_reg_reg[6]}]
set_property LOC SLICE_X6Y90 [get_cells {vga_templ/h_cntr_reg_reg[7]}]
set_property LOC SLICE_X6Y91 [get_cells {vga_templ/h_cntr_reg_reg[8]}]
set_property LOC SLICE_X6Y91 [get_cells {vga_templ/h_cntr_reg_reg[8]_i_1}]
set_property LOC SLICE_X6Y91 [get_cells {vga_templ/h_cntr_reg_reg[9]}]
set_property LOC SLICE_X10Y95 [get_cells vga_templ/h_sync_dly_reg_reg]
set_property LOC SLICE_X10Y90 [get_cells vga_templ/h_sync_reg_i_1]
set_property LOC SLICE_X10Y90 [get_cells vga_templ/h_sync_reg_reg]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry]
set_property LOC SLICE_X5Y88 [get_cells vga_templ/ltOp__5_carry__0]
set_property LOC SLICE_X5Y88 [get_cells vga_templ/ltOp__5_carry__0_i_1]
set_property LOC SLICE_X5Y88 [get_cells vga_templ/ltOp__5_carry__0_i_2]
set_property LOC SLICE_X5Y88 [get_cells vga_templ/ltOp__5_carry__0_i_3]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_1]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_2]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_3]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_4]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_5]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_6]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_7]
set_property LOC SLICE_X5Y87 [get_cells vga_templ/ltOp__5_carry_i_8]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry]
set_property LOC SLICE_X8Y90 [get_cells vga_templ/ltOp_carry__0]
set_property LOC SLICE_X8Y90 [get_cells vga_templ/ltOp_carry__0_i_1]
set_property LOC SLICE_X8Y90 [get_cells vga_templ/ltOp_carry__0_i_2]
set_property LOC SLICE_X8Y90 [get_cells vga_templ/ltOp_carry__0_i_3]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_1]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_2]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_3]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_4]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_5]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_6]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_7]
set_property LOC SLICE_X8Y89 [get_cells vga_templ/ltOp_carry_i_8]
set_property LOC SLICE_X3Y89 [get_cells {vga_templ/v_cntr_reg[0]_i_1}]
set_property LOC SLICE_X3Y89 [get_cells {vga_templ/v_cntr_reg[0]_i_3}]
set_property LOC SLICE_X2Y90 [get_cells {vga_templ/v_cntr_reg[0]_i_4}]
set_property LOC SLICE_X2Y88 [get_cells {vga_templ/v_cntr_reg[0]_i_5}]
set_property LOC SLICE_X2Y90 [get_cells {vga_templ/v_cntr_reg_reg[0]}]
set_property LOC SLICE_X2Y90 [get_cells {vga_templ/v_cntr_reg_reg[0]_i_2}]
set_property LOC SLICE_X2Y92 [get_cells {vga_templ/v_cntr_reg_reg[10]}]
set_property LOC SLICE_X2Y92 [get_cells {vga_templ/v_cntr_reg_reg[11]}]
set_property LOC SLICE_X2Y90 [get_cells {vga_templ/v_cntr_reg_reg[1]}]
set_property LOC SLICE_X2Y90 [get_cells {vga_templ/v_cntr_reg_reg[2]}]
set_property LOC SLICE_X2Y90 [get_cells {vga_templ/v_cntr_reg_reg[3]}]
set_property LOC SLICE_X2Y91 [get_cells {vga_templ/v_cntr_reg_reg[4]}]
set_property LOC SLICE_X2Y91 [get_cells {vga_templ/v_cntr_reg_reg[4]_i_1}]
set_property LOC SLICE_X2Y91 [get_cells {vga_templ/v_cntr_reg_reg[5]}]
set_property LOC SLICE_X2Y91 [get_cells {vga_templ/v_cntr_reg_reg[6]}]
set_property LOC SLICE_X2Y91 [get_cells {vga_templ/v_cntr_reg_reg[7]}]
set_property LOC SLICE_X2Y92 [get_cells {vga_templ/v_cntr_reg_reg[8]}]
set_property LOC SLICE_X2Y92 [get_cells {vga_templ/v_cntr_reg_reg[8]_i_1}]
set_property LOC SLICE_X2Y92 [get_cells {vga_templ/v_cntr_reg_reg[9]}]
set_property LOC SLICE_X7Y93 [get_cells vga_templ/v_sync_dly_reg_reg]
set_property LOC SLICE_X7Y88 [get_cells vga_templ/v_sync_reg_i_1]
set_property LOC SLICE_X7Y88 [get_cells vga_templ/v_sync_reg_reg]
set_property LOC SLICE_X3Y89 [get_cells {vga_templ/vga_red_reg[0]_i_1}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_10}]
set_property LOC SLICE_X5Y89 [get_cells {vga_templ/vga_red_reg[0]_i_11}]
set_property LOC SLICE_X5Y89 [get_cells {vga_templ/vga_red_reg[0]_i_12}]
set_property LOC SLICE_X5Y89 [get_cells {vga_templ/vga_red_reg[0]_i_13}]
set_property LOC SLICE_X5Y89 [get_cells {vga_templ/vga_red_reg[0]_i_14}]
set_property LOC SLICE_X5Y89 [get_cells {vga_templ/vga_red_reg[0]_i_15}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_4}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_5}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_6}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_7}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_8}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg[0]_i_9}]
set_property LOC SLICE_X0Y57 [get_cells {vga_templ/vga_red_reg_reg[0]}]
set_property LOC SLICE_X2Y89 [get_cells {vga_templ/vga_red_reg_reg[0]_i_2}]
set_property LOC SLICE_X5Y89 [get_cells {vga_templ/vga_red_reg_reg[0]_i_3}]
set_property LOC SLICE_X0Y55 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica}]
set_property LOC SLICE_X0Y59 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_10}]
set_property LOC SLICE_X0Y57 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_11}]
set_property LOC SLICE_X0Y55 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_2}]
set_property LOC SLICE_X0Y53 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_3}]
set_property LOC SLICE_X0Y53 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_4}]
set_property LOC SLICE_X40Y121 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_5}]
set_property LOC SLICE_X40Y121 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_6}]
set_property LOC SLICE_X40Y121 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_7}]
set_property LOC SLICE_X40Y121 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_8}]
set_property LOC SLICE_X0Y59 [get_cells {vga_templ/vga_red_reg_reg[0]_lopt_replica_9}]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
