
STM32F411CEU6_KSP_NAVBALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005798  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011628  08005930  08005930  00006930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016f58  08016f58  0001805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016f58  08016f58  00017f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016f60  08016f60  0001805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016f60  08016f60  00017f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016f64  08016f64  00017f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08016f68  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a20c  2000005c  08016fc4  0001805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a268  08016fc4  00018268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a257  00000000  00000000  0001808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b63  00000000  00000000  000222e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  00023e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000716  00000000  00000000  00024790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000161e0  00000000  00000000  00024ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5fa  00000000  00000000  0003b086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087f15  00000000  00000000  00046680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce595  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ea8  00000000  00000000  000ce5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000d1480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005918 	.word	0x08005918

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08005918 	.word	0x08005918

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b988 	b.w	8000ec8 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	468e      	mov	lr, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	4688      	mov	r8, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d14a      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d962      	bls.n	8000cac <__udivmoddi4+0xdc>
 8000be6:	fab2 f682 	clz	r6, r2
 8000bea:	b14e      	cbz	r6, 8000c00 <__udivmoddi4+0x30>
 8000bec:	f1c6 0320 	rsb	r3, r6, #32
 8000bf0:	fa01 f806 	lsl.w	r8, r1, r6
 8000bf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf8:	40b7      	lsls	r7, r6
 8000bfa:	ea43 0808 	orr.w	r8, r3, r8
 8000bfe:	40b4      	lsls	r4, r6
 8000c00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c0c:	0c23      	lsrs	r3, r4, #16
 8000c0e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c16:	fb01 f20c 	mul.w	r2, r1, ip
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d909      	bls.n	8000c32 <__udivmoddi4+0x62>
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c24:	f080 80ea 	bcs.w	8000dfc <__udivmoddi4+0x22c>
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	f240 80e7 	bls.w	8000dfc <__udivmoddi4+0x22c>
 8000c2e:	3902      	subs	r1, #2
 8000c30:	443b      	add	r3, r7
 8000c32:	1a9a      	subs	r2, r3, r2
 8000c34:	b2a3      	uxth	r3, r4
 8000c36:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c3a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c42:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c46:	459c      	cmp	ip, r3
 8000c48:	d909      	bls.n	8000c5e <__udivmoddi4+0x8e>
 8000c4a:	18fb      	adds	r3, r7, r3
 8000c4c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c50:	f080 80d6 	bcs.w	8000e00 <__udivmoddi4+0x230>
 8000c54:	459c      	cmp	ip, r3
 8000c56:	f240 80d3 	bls.w	8000e00 <__udivmoddi4+0x230>
 8000c5a:	443b      	add	r3, r7
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c62:	eba3 030c 	sub.w	r3, r3, ip
 8000c66:	2100      	movs	r1, #0
 8000c68:	b11d      	cbz	r5, 8000c72 <__udivmoddi4+0xa2>
 8000c6a:	40f3      	lsrs	r3, r6
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d905      	bls.n	8000c86 <__udivmoddi4+0xb6>
 8000c7a:	b10d      	cbz	r5, 8000c80 <__udivmoddi4+0xb0>
 8000c7c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c80:	2100      	movs	r1, #0
 8000c82:	4608      	mov	r0, r1
 8000c84:	e7f5      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d146      	bne.n	8000d1c <__udivmoddi4+0x14c>
 8000c8e:	4573      	cmp	r3, lr
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xc8>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 8105 	bhi.w	8000ea2 <__udivmoddi4+0x2d2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4690      	mov	r8, r2
 8000ca2:	2d00      	cmp	r5, #0
 8000ca4:	d0e5      	beq.n	8000c72 <__udivmoddi4+0xa2>
 8000ca6:	e9c5 4800 	strd	r4, r8, [r5]
 8000caa:	e7e2      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f000 8090 	beq.w	8000dd2 <__udivmoddi4+0x202>
 8000cb2:	fab2 f682 	clz	r6, r2
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	f040 80a4 	bne.w	8000e04 <__udivmoddi4+0x234>
 8000cbc:	1a8a      	subs	r2, r1, r2
 8000cbe:	0c03      	lsrs	r3, r0, #16
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	b280      	uxth	r0, r0
 8000cc6:	b2bc      	uxth	r4, r7
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cce:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cd6:	fb04 f20c 	mul.w	r2, r4, ip
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d907      	bls.n	8000cee <__udivmoddi4+0x11e>
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ce4:	d202      	bcs.n	8000cec <__udivmoddi4+0x11c>
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	f200 80e0 	bhi.w	8000eac <__udivmoddi4+0x2dc>
 8000cec:	46c4      	mov	ip, r8
 8000cee:	1a9b      	subs	r3, r3, r2
 8000cf0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cf4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cf8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cfc:	fb02 f404 	mul.w	r4, r2, r4
 8000d00:	429c      	cmp	r4, r3
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x144>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x142>
 8000d0c:	429c      	cmp	r4, r3
 8000d0e:	f200 80ca 	bhi.w	8000ea6 <__udivmoddi4+0x2d6>
 8000d12:	4602      	mov	r2, r0
 8000d14:	1b1b      	subs	r3, r3, r4
 8000d16:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d1a:	e7a5      	b.n	8000c68 <__udivmoddi4+0x98>
 8000d1c:	f1c1 0620 	rsb	r6, r1, #32
 8000d20:	408b      	lsls	r3, r1
 8000d22:	fa22 f706 	lsr.w	r7, r2, r6
 8000d26:	431f      	orrs	r7, r3
 8000d28:	fa0e f401 	lsl.w	r4, lr, r1
 8000d2c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d30:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d34:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d38:	4323      	orrs	r3, r4
 8000d3a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d3e:	fa1f fc87 	uxth.w	ip, r7
 8000d42:	fbbe f0f9 	udiv	r0, lr, r9
 8000d46:	0c1c      	lsrs	r4, r3, #16
 8000d48:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d4c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d50:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d54:	45a6      	cmp	lr, r4
 8000d56:	fa02 f201 	lsl.w	r2, r2, r1
 8000d5a:	d909      	bls.n	8000d70 <__udivmoddi4+0x1a0>
 8000d5c:	193c      	adds	r4, r7, r4
 8000d5e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d62:	f080 809c 	bcs.w	8000e9e <__udivmoddi4+0x2ce>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f240 8099 	bls.w	8000e9e <__udivmoddi4+0x2ce>
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	443c      	add	r4, r7
 8000d70:	eba4 040e 	sub.w	r4, r4, lr
 8000d74:	fa1f fe83 	uxth.w	lr, r3
 8000d78:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d7c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d80:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d84:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d88:	45a4      	cmp	ip, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x1ce>
 8000d8c:	193c      	adds	r4, r7, r4
 8000d8e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d92:	f080 8082 	bcs.w	8000e9a <__udivmoddi4+0x2ca>
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d97f      	bls.n	8000e9a <__udivmoddi4+0x2ca>
 8000d9a:	3b02      	subs	r3, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000da2:	eba4 040c 	sub.w	r4, r4, ip
 8000da6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000daa:	4564      	cmp	r4, ip
 8000dac:	4673      	mov	r3, lr
 8000dae:	46e1      	mov	r9, ip
 8000db0:	d362      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000db2:	d05f      	beq.n	8000e74 <__udivmoddi4+0x2a4>
 8000db4:	b15d      	cbz	r5, 8000dce <__udivmoddi4+0x1fe>
 8000db6:	ebb8 0203 	subs.w	r2, r8, r3
 8000dba:	eb64 0409 	sbc.w	r4, r4, r9
 8000dbe:	fa04 f606 	lsl.w	r6, r4, r6
 8000dc2:	fa22 f301 	lsr.w	r3, r2, r1
 8000dc6:	431e      	orrs	r6, r3
 8000dc8:	40cc      	lsrs	r4, r1
 8000dca:	e9c5 6400 	strd	r6, r4, [r5]
 8000dce:	2100      	movs	r1, #0
 8000dd0:	e74f      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000dd2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dd6:	0c01      	lsrs	r1, r0, #16
 8000dd8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000de2:	463b      	mov	r3, r7
 8000de4:	4638      	mov	r0, r7
 8000de6:	463c      	mov	r4, r7
 8000de8:	46b8      	mov	r8, r7
 8000dea:	46be      	mov	lr, r7
 8000dec:	2620      	movs	r6, #32
 8000dee:	fbb1 f1f7 	udiv	r1, r1, r7
 8000df2:	eba2 0208 	sub.w	r2, r2, r8
 8000df6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dfa:	e766      	b.n	8000cca <__udivmoddi4+0xfa>
 8000dfc:	4601      	mov	r1, r0
 8000dfe:	e718      	b.n	8000c32 <__udivmoddi4+0x62>
 8000e00:	4610      	mov	r0, r2
 8000e02:	e72c      	b.n	8000c5e <__udivmoddi4+0x8e>
 8000e04:	f1c6 0220 	rsb	r2, r6, #32
 8000e08:	fa2e f302 	lsr.w	r3, lr, r2
 8000e0c:	40b7      	lsls	r7, r6
 8000e0e:	40b1      	lsls	r1, r6
 8000e10:	fa20 f202 	lsr.w	r2, r0, r2
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e1e:	b2bc      	uxth	r4, r7
 8000e20:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e24:	0c11      	lsrs	r1, r2, #16
 8000e26:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2a:	fb08 f904 	mul.w	r9, r8, r4
 8000e2e:	40b0      	lsls	r0, r6
 8000e30:	4589      	cmp	r9, r1
 8000e32:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	d93e      	bls.n	8000eb8 <__udivmoddi4+0x2e8>
 8000e3a:	1879      	adds	r1, r7, r1
 8000e3c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e40:	d201      	bcs.n	8000e46 <__udivmoddi4+0x276>
 8000e42:	4589      	cmp	r9, r1
 8000e44:	d81f      	bhi.n	8000e86 <__udivmoddi4+0x2b6>
 8000e46:	eba1 0109 	sub.w	r1, r1, r9
 8000e4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4e:	fb09 f804 	mul.w	r8, r9, r4
 8000e52:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e56:	b292      	uxth	r2, r2
 8000e58:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e5c:	4542      	cmp	r2, r8
 8000e5e:	d229      	bcs.n	8000eb4 <__udivmoddi4+0x2e4>
 8000e60:	18ba      	adds	r2, r7, r2
 8000e62:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e66:	d2c4      	bcs.n	8000df2 <__udivmoddi4+0x222>
 8000e68:	4542      	cmp	r2, r8
 8000e6a:	d2c2      	bcs.n	8000df2 <__udivmoddi4+0x222>
 8000e6c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e70:	443a      	add	r2, r7
 8000e72:	e7be      	b.n	8000df2 <__udivmoddi4+0x222>
 8000e74:	45f0      	cmp	r8, lr
 8000e76:	d29d      	bcs.n	8000db4 <__udivmoddi4+0x1e4>
 8000e78:	ebbe 0302 	subs.w	r3, lr, r2
 8000e7c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e80:	3801      	subs	r0, #1
 8000e82:	46e1      	mov	r9, ip
 8000e84:	e796      	b.n	8000db4 <__udivmoddi4+0x1e4>
 8000e86:	eba7 0909 	sub.w	r9, r7, r9
 8000e8a:	4449      	add	r1, r9
 8000e8c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	e7db      	b.n	8000e52 <__udivmoddi4+0x282>
 8000e9a:	4673      	mov	r3, lr
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1ce>
 8000e9e:	4650      	mov	r0, sl
 8000ea0:	e766      	b.n	8000d70 <__udivmoddi4+0x1a0>
 8000ea2:	4608      	mov	r0, r1
 8000ea4:	e6fd      	b.n	8000ca2 <__udivmoddi4+0xd2>
 8000ea6:	443b      	add	r3, r7
 8000ea8:	3a02      	subs	r2, #2
 8000eaa:	e733      	b.n	8000d14 <__udivmoddi4+0x144>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	443b      	add	r3, r7
 8000eb2:	e71c      	b.n	8000cee <__udivmoddi4+0x11e>
 8000eb4:	4649      	mov	r1, r9
 8000eb6:	e79c      	b.n	8000df2 <__udivmoddi4+0x222>
 8000eb8:	eba1 0109 	sub.w	r1, r1, r9
 8000ebc:	46c4      	mov	ip, r8
 8000ebe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec2:	fb09 f804 	mul.w	r8, r9, r4
 8000ec6:	e7c4      	b.n	8000e52 <__udivmoddi4+0x282>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	0000      	movs	r0, r0
	...

08000ed0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b095      	sub	sp, #84	@ 0x54
 8000ed4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed6:	f001 f8e1 	bl	800209c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eda:	f000 f8c5 	bl	8001068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ede:	f000 f98b 	bl	80011f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ee2:	f000 f929 	bl	8001138 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000ee6:	f000 f95d 	bl	80011a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  st7735s_t lcd_obj = st7735s_create(&hspi1,
 		  	  	  	  	  	  		(GPIO_st7735s){LCD_DC_GPIO_Port, LCD_DC_Pin},
 8000eea:	4a59      	ldr	r2, [pc, #356]	@ (8001050 <main+0x180>)
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ef4:	e883 0003 	stmia.w	r3, {r0, r1}
									(GPIO_st7735s){LCD_RST_GPIO_Port, LCD_RST_Pin},
 8000ef8:	4a56      	ldr	r2, [pc, #344]	@ (8001054 <main+0x184>)
 8000efa:	f107 030c 	add.w	r3, r7, #12
 8000efe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f02:	e883 0003 	stmia.w	r3, {r0, r1}
									(GPIO_st7735s){SPI1_CS_GPIO_Port, SPI1_CS_Pin});
 8000f06:	4a54      	ldr	r2, [pc, #336]	@ (8001058 <main+0x188>)
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f0e:	e883 0003 	stmia.w	r3, {r0, r1}
  st7735s_t lcd_obj = st7735s_create(&hspi1,
 8000f12:	f107 041c 	add.w	r4, r7, #28
 8000f16:	aa02      	add	r2, sp, #8
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f1e:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f22:	466a      	mov	r2, sp
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f2c:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	cb0c      	ldmia	r3, {r2, r3}
 8000f36:	4949      	ldr	r1, [pc, #292]	@ (800105c <main+0x18c>)
 8000f38:	4620      	mov	r0, r4
 8000f3a:	f000 fa38 	bl	80013ae <st7735s_create>
  st7735s_init(&lcd_obj);
 8000f3e:	f107 031c 	add.w	r3, r7, #28
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 faaa 	bl	800149c <st7735s_init>
  st7735s_fill_screen(&lcd_obj, 0x0000);
 8000f48:	f107 031c 	add.w	r3, r7, #28
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fb71 	bl	8001636 <st7735s_fill_screen>
	  //	pitch = uartMsg.pitch;
	  //	roll = uartMsg.roll;
	  //	yaw = uartMsg.yaw;
	  //	pthread_mutex_unlock(&uart_packet_mutex);

	  	int16_t pitch = 300 * sin(HAL_GetTick() / 10.0);
 8000f54:	f001 f908 	bl	8002168 <HAL_GetTick>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fa7e 	bl	800045c <__aeabi_ui2d>
 8000f60:	f04f 0200 	mov.w	r2, #0
 8000f64:	4b3e      	ldr	r3, [pc, #248]	@ (8001060 <main+0x190>)
 8000f66:	f7ff fc1d 	bl	80007a4 <__aeabi_ddiv>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	ec43 2b17 	vmov	d7, r2, r3
 8000f72:	eeb0 0a47 	vmov.f32	s0, s14
 8000f76:	eef0 0a67 	vmov.f32	s1, s15
 8000f7a:	f002 ff25 	bl	8003dc8 <sin>
 8000f7e:	ec51 0b10 	vmov	r0, r1, d0
 8000f82:	a32f      	add	r3, pc, #188	@ (adr r3, 8001040 <main+0x170>)
 8000f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f88:	f7ff fae2 	bl	8000550 <__aeabi_dmul>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4610      	mov	r0, r2
 8000f92:	4619      	mov	r1, r3
 8000f94:	f7ff fd8c 	bl	8000ab0 <__aeabi_d2iz>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	  	int16_t roll = 0;//4 * fsin(HAL_GetTick() / 12.0);
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	  	int16_t yaw = fmod(HAL_GetTick() / 20.0, 360);
 8000fa0:	f001 f8e2 	bl	8002168 <HAL_GetTick>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fa58 	bl	800045c <__aeabi_ui2d>
 8000fac:	f04f 0200 	mov.w	r2, #0
 8000fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8001064 <main+0x194>)
 8000fb2:	f7ff fbf7 	bl	80007a4 <__aeabi_ddiv>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	ec43 2b17 	vmov	d7, r2, r3
 8000fbe:	ed9f 1b22 	vldr	d1, [pc, #136]	@ 8001048 <main+0x178>
 8000fc2:	eeb0 0a47 	vmov.f32	s0, s14
 8000fc6:	eef0 0a67 	vmov.f32	s1, s15
 8000fca:	f002 fec7 	bl	8003d5c <fmod>
 8000fce:	ec53 2b10 	vmov	r2, r3, d0
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f7ff fd6b 	bl	8000ab0 <__aeabi_d2iz>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	877b      	strh	r3, [r7, #58]	@ 0x3a

	  	draw_navball(pitch, roll, yaw);
 8000fde:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fea:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8000fee:	ee07 3a10 	vmov	s14, r3
 8000ff2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000ff6:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8000ffa:	ee06 3a90 	vmov	s13, r3
 8000ffe:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001002:	eeb0 1a66 	vmov.f32	s2, s13
 8001006:	eef0 0a47 	vmov.f32	s1, s14
 800100a:	eeb0 0a67 	vmov.f32	s0, s15
 800100e:	f000 fe4b 	bl	8001ca8 <draw_navball>
	  	framebuffer_draw_circle(radius+1, cx, cy, 0x07E0);
 8001012:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001016:	2250      	movs	r2, #80	@ 0x50
 8001018:	2140      	movs	r1, #64	@ 0x40
 800101a:	203d      	movs	r0, #61	@ 0x3d
 800101c:	f000 ff8a 	bl	8001f34 <framebuffer_draw_circle>
	  	st7735s_push_framebuffer(&lcd_obj, horizon_get_framebuffer(), FB_WIDTH, FB_HEIGHT);
 8001020:	f000 fd6e 	bl	8001b00 <horizon_get_framebuffer>
 8001024:	4601      	mov	r1, r0
 8001026:	f107 001c 	add.w	r0, r7, #28
 800102a:	23a0      	movs	r3, #160	@ 0xa0
 800102c:	2280      	movs	r2, #128	@ 0x80
 800102e:	f000 fb16 	bl	800165e <st7735s_push_framebuffer>

	  	HAL_Delay(10);
 8001032:	200a      	movs	r0, #10
 8001034:	f001 f8a4 	bl	8002180 <HAL_Delay>
  {
 8001038:	bf00      	nop
 800103a:	e78b      	b.n	8000f54 <main+0x84>
 800103c:	f3af 8000 	nop.w
 8001040:	00000000 	.word	0x00000000
 8001044:	4072c000 	.word	0x4072c000
 8001048:	00000000 	.word	0x00000000
 800104c:	40768000 	.word	0x40768000
 8001050:	08005930 	.word	0x08005930
 8001054:	08005938 	.word	0x08005938
 8001058:	08005940 	.word	0x08005940
 800105c:	20000078 	.word	0x20000078
 8001060:	40240000 	.word	0x40240000
 8001064:	40340000 	.word	0x40340000

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b094      	sub	sp, #80	@ 0x50
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0320 	add.w	r3, r7, #32
 8001072:	2230      	movs	r2, #48	@ 0x30
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f002 fdae 	bl	8003bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <SystemClock_Config+0xc8>)
 8001092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001094:	4a26      	ldr	r2, [pc, #152]	@ (8001130 <SystemClock_Config+0xc8>)
 8001096:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800109a:	6413      	str	r3, [r2, #64]	@ 0x40
 800109c:	4b24      	ldr	r3, [pc, #144]	@ (8001130 <SystemClock_Config+0xc8>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a8:	2300      	movs	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <SystemClock_Config+0xcc>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a20      	ldr	r2, [pc, #128]	@ (8001134 <SystemClock_Config+0xcc>)
 80010b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001134 <SystemClock_Config+0xcc>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010c4:	2301      	movs	r3, #1
 80010c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ce:	2302      	movs	r3, #2
 80010d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80010d8:	230c      	movs	r3, #12
 80010da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80010dc:	2360      	movs	r3, #96	@ 0x60
 80010de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010e0:	2302      	movs	r3, #2
 80010e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80010e4:	2305      	movs	r3, #5
 80010e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e8:	f107 0320 	add.w	r3, r7, #32
 80010ec:	4618      	mov	r0, r3
 80010ee:	f001 faef 	bl	80026d0 <HAL_RCC_OscConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010f8:	f000 f8e4 	bl	80012c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fc:	230f      	movs	r3, #15
 80010fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001100:	2302      	movs	r3, #2
 8001102:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001108:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800110c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	2103      	movs	r1, #3
 8001118:	4618      	mov	r0, r3
 800111a:	f001 fd51 	bl	8002bc0 <HAL_RCC_ClockConfig>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001124:	f000 f8ce 	bl	80012c4 <Error_Handler>
  }
}
 8001128:	bf00      	nop
 800112a:	3750      	adds	r7, #80	@ 0x50
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40023800 	.word	0x40023800
 8001134:	40007000 	.word	0x40007000

08001138 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800113c:	4b17      	ldr	r3, [pc, #92]	@ (800119c <MX_SPI1_Init+0x64>)
 800113e:	4a18      	ldr	r2, [pc, #96]	@ (80011a0 <MX_SPI1_Init+0x68>)
 8001140:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001142:	4b16      	ldr	r3, [pc, #88]	@ (800119c <MX_SPI1_Init+0x64>)
 8001144:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001148:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800114a:	4b14      	ldr	r3, [pc, #80]	@ (800119c <MX_SPI1_Init+0x64>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001150:	4b12      	ldr	r3, [pc, #72]	@ (800119c <MX_SPI1_Init+0x64>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001156:	4b11      	ldr	r3, [pc, #68]	@ (800119c <MX_SPI1_Init+0x64>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800115c:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <MX_SPI1_Init+0x64>)
 800115e:	2200      	movs	r2, #0
 8001160:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <MX_SPI1_Init+0x64>)
 8001164:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001168:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <MX_SPI1_Init+0x64>)
 800116c:	2210      	movs	r2, #16
 800116e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001170:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <MX_SPI1_Init+0x64>)
 8001172:	2200      	movs	r2, #0
 8001174:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001176:	4b09      	ldr	r3, [pc, #36]	@ (800119c <MX_SPI1_Init+0x64>)
 8001178:	2200      	movs	r2, #0
 800117a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800117c:	4b07      	ldr	r3, [pc, #28]	@ (800119c <MX_SPI1_Init+0x64>)
 800117e:	2200      	movs	r2, #0
 8001180:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <MX_SPI1_Init+0x64>)
 8001184:	220a      	movs	r2, #10
 8001186:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001188:	4804      	ldr	r0, [pc, #16]	@ (800119c <MX_SPI1_Init+0x64>)
 800118a:	f001 fef9 	bl	8002f80 <HAL_SPI_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001194:	f000 f896 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000078 	.word	0x20000078
 80011a0:	40013000 	.word	0x40013000

080011a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	@ (80011f4 <MX_USART1_UART_Init+0x50>)
 80011ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011ae:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011c8:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011ca:	220c      	movs	r2, #12
 80011cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ce:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d4:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011da:	4805      	ldr	r0, [pc, #20]	@ (80011f0 <MX_USART1_UART_Init+0x4c>)
 80011dc:	f002 f97a 	bl	80034d4 <HAL_UART_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011e6:	f000 f86d 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200000d0 	.word	0x200000d0
 80011f4:	40011000 	.word	0x40011000

080011f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	4b29      	ldr	r3, [pc, #164]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a28      	ldr	r2, [pc, #160]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001218:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	4b22      	ldr	r3, [pc, #136]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a21      	ldr	r2, [pc, #132]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b1f      	ldr	r3, [pc, #124]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	603b      	str	r3, [r7, #0]
 800124a:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a1a      	ldr	r2, [pc, #104]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001250:	f043 0302 	orr.w	r3, r3, #2
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <MX_GPIO_Init+0xc0>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	2140      	movs	r1, #64	@ 0x40
 8001266:	4815      	ldr	r0, [pc, #84]	@ (80012bc <MX_GPIO_Init+0xc4>)
 8001268:	f001 fa18 	bl	800269c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_CS_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800126c:	2200      	movs	r2, #0
 800126e:	21e0      	movs	r1, #224	@ 0xe0
 8001270:	4813      	ldr	r0, [pc, #76]	@ (80012c0 <MX_GPIO_Init+0xc8>)
 8001272:	f001 fa13 	bl	800269c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001276:	2340      	movs	r3, #64	@ 0x40
 8001278:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	4619      	mov	r1, r3
 800128c:	480b      	ldr	r0, [pc, #44]	@ (80012bc <MX_GPIO_Init+0xc4>)
 800128e:	f001 f881 	bl	8002394 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin LCD_DC_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8001292:	23e0      	movs	r3, #224	@ 0xe0
 8001294:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	2301      	movs	r3, #1
 8001298:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a2:	f107 030c 	add.w	r3, r7, #12
 80012a6:	4619      	mov	r1, r3
 80012a8:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MX_GPIO_Init+0xc8>)
 80012aa:	f001 f873 	bl	8002394 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012ae:	bf00      	nop
 80012b0:	3720      	adds	r7, #32
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40020000 	.word	0x40020000
 80012c0:	40020400 	.word	0x40020400

080012c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c8:	b672      	cpsid	i
}
 80012ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <Error_Handler+0x8>

080012d0 <write_cmd>:
#include "main.h"
#include "stdlib.h"
#include "malloc.h"

static void write_cmd(st7735s_t *lcd, uint8_t cmd)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, GPIO_PIN_RESET);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6858      	ldr	r0, [r3, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	891b      	ldrh	r3, [r3, #8]
 80012e4:	2200      	movs	r2, #0
 80012e6:	4619      	mov	r1, r3
 80012e8:	f001 f9d8 	bl	800269c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->st7735s_spi, &cmd, 1, HAL_MAX_DELAY);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6818      	ldr	r0, [r3, #0]
 80012f0:	1cf9      	adds	r1, r7, #3
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	2201      	movs	r2, #1
 80012f8:	f001 fecb 	bl	8003092 <HAL_SPI_Transmit>
    //spi_write_chunked(&lcd->st7735s_spi, &cmd, 1);
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <write_data>:

static void write_data(st7735s_t *lcd, uint8_t data)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, GPIO_PIN_SET);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6858      	ldr	r0, [r3, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	891b      	ldrh	r3, [r3, #8]
 8001318:	2201      	movs	r2, #1
 800131a:	4619      	mov	r1, r3
 800131c:	f001 f9be 	bl	800269c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->st7735s_spi, &data, 1, HAL_MAX_DELAY);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6818      	ldr	r0, [r3, #0]
 8001324:	1cf9      	adds	r1, r7, #3
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	2201      	movs	r2, #1
 800132c:	f001 feb1 	bl	8003092 <HAL_SPI_Transmit>
    //spi_write_chunked(&lcd->spi, &data, 1);
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <write_data_buf>:

static void write_data_buf(st7735s_t *lcd, uint8_t *buf, size_t len)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, GPIO_PIN_SET);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6858      	ldr	r0, [r3, #4]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	891b      	ldrh	r3, [r3, #8]
 800134c:	2201      	movs	r2, #1
 800134e:	4619      	mov	r1, r3
 8001350:	f001 f9a4 	bl	800269c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->st7735s_spi, buf, len, HAL_MAX_DELAY);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	b29a      	uxth	r2, r3
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
 8001360:	68b9      	ldr	r1, [r7, #8]
 8001362:	f001 fe96 	bl	8003092 <HAL_SPI_Transmit>
    //spi_write_chunked(&lcd->spi, buf, len);
}
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <cs_low>:

static void cs_low(st7735s_t *lcd) {
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(lcd->st7735s_cs.gpio_port, lcd->st7735s_cs.gpio_pin, GPIO_PIN_RESET);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6958      	ldr	r0, [r3, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	8b1b      	ldrh	r3, [r3, #24]
 800137e:	2200      	movs	r2, #0
 8001380:	4619      	mov	r1, r3
 8001382:	f001 f98b 	bl	800269c <HAL_GPIO_WritePin>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <cs_high>:

static void cs_high(st7735s_t *lcd) {
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(lcd->st7735s_cs.gpio_port, lcd->st7735s_cs.gpio_pin, GPIO_PIN_SET);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6958      	ldr	r0, [r3, #20]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	8b1b      	ldrh	r3, [r3, #24]
 800139e:	2201      	movs	r2, #1
 80013a0:	4619      	mov	r1, r3
 80013a2:	f001 f97b 	bl	800269c <HAL_GPIO_WritePin>
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <st7735s_create>:

st7735s_t st7735s_create(SPI_HandleTypeDef *lcd_spi,
						 GPIO_st7735s lcd_dc,
						 GPIO_st7735s lcd_rst,
						 GPIO_st7735s lcd_cs)
{
 80013ae:	b4b0      	push	{r4, r5, r7}
 80013b0:	b08d      	sub	sp, #52	@ 0x34
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	4639      	mov	r1, r7
 80013ba:	e881 000c 	stmia.w	r1, {r2, r3}
	st7735s_t lcd;

	lcd.st7735s_spi = lcd_spi;
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	617b      	str	r3, [r7, #20]
	lcd.st7735s_dc = lcd_dc;
 80013c2:	f107 0318 	add.w	r3, r7, #24
 80013c6:	463a      	mov	r2, r7
 80013c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013cc:	e883 0003 	stmia.w	r3, {r0, r1}
	lcd.st7735s_rst = lcd_rst;
 80013d0:	f107 0320 	add.w	r3, r7, #32
 80013d4:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80013d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013dc:	e883 0003 	stmia.w	r3, {r0, r1}
	lcd.st7735s_cs = lcd_cs;
 80013e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013e4:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80013e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ec:	e883 0003 	stmia.w	r3, {r0, r1}

	return lcd;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	461d      	mov	r5, r3
 80013f4:	f107 0414 	add.w	r4, r7, #20
 80013f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013fc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001400:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	3734      	adds	r7, #52	@ 0x34
 8001408:	46bd      	mov	sp, r7
 800140a:	bcb0      	pop	{r4, r5, r7}
 800140c:	4770      	bx	lr
	...

08001410 <run_init_sequence>:

static void run_init_sequence(st7735s_t *lcd)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    const uint8_t *p = init_seq;
 8001418:	4b1f      	ldr	r3, [pc, #124]	@ (8001498 <run_init_sequence+0x88>)
 800141a:	617b      	str	r3, [r7, #20]

    while (1) {
        uint8_t count = *p++;
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	617a      	str	r2, [r7, #20]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	73fb      	strb	r3, [r7, #15]

        if (count == 0xFF)
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2bff      	cmp	r3, #255	@ 0xff
 800142a:	d02c      	beq.n	8001486 <run_init_sequence+0x76>
            break;

        if (count > 0) {
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d01f      	beq.n	8001472 <run_init_sequence+0x62>
            uint8_t cmd = *p++;
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	617a      	str	r2, [r7, #20]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	737b      	strb	r3, [r7, #13]
            cs_low(lcd);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff ff96 	bl	800136e <cs_low>
            write_cmd(lcd, cmd);
 8001442:	7b7b      	ldrb	r3, [r7, #13]
 8001444:	4619      	mov	r1, r3
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ff42 	bl	80012d0 <write_cmd>

            for (int i = 1; i < count; i++)
 800144c:	2301      	movs	r3, #1
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	e00a      	b.n	8001468 <run_init_sequence+0x58>
               write_data(lcd, *p++);
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	1c5a      	adds	r2, r3, #1
 8001456:	617a      	str	r2, [r7, #20]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	4619      	mov	r1, r3
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ff51 	bl	8001304 <write_data>
            for (int i = 1; i < count; i++)
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	3301      	adds	r3, #1
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	429a      	cmp	r2, r3
 800146e:	dbf0      	blt.n	8001452 <run_init_sequence+0x42>
 8001470:	e7d4      	b.n	800141c <run_init_sequence+0xc>
        } else {
            // delay
            uint8_t ms = *p++;
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	1c5a      	adds	r2, r3, #1
 8001476:	617a      	str	r2, [r7, #20]
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	73bb      	strb	r3, [r7, #14]
            HAL_Delay(ms);
 800147c:	7bbb      	ldrb	r3, [r7, #14]
 800147e:	4618      	mov	r0, r3
 8001480:	f000 fe7e 	bl	8002180 <HAL_Delay>
    while (1) {
 8001484:	e7ca      	b.n	800141c <run_init_sequence+0xc>
            break;
 8001486:	bf00      	nop
        }
    }

    cs_high(lcd);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff ff80 	bl	800138e <cs_high>
}
 800148e:	bf00      	nop
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	08015948 	.word	0x08015948

0800149c <st7735s_init>:

void st7735s_init(st7735s_t *lcd)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);

	HAL_GPIO_WritePin(lcd->st7735s_rst.gpio_port, lcd->st7735s_rst.gpio_pin, GPIO_PIN_RESET);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68d8      	ldr	r0, [r3, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	8a1b      	ldrh	r3, [r3, #16]
 80014ac:	2200      	movs	r2, #0
 80014ae:	4619      	mov	r1, r3
 80014b0:	f001 f8f4 	bl	800269c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80014b4:	2014      	movs	r0, #20
 80014b6:	f000 fe63 	bl	8002180 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->st7735s_rst.gpio_port, lcd->st7735s_rst.gpio_pin, GPIO_PIN_SET);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68d8      	ldr	r0, [r3, #12]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	8a1b      	ldrh	r3, [r3, #16]
 80014c2:	2201      	movs	r2, #1
 80014c4:	4619      	mov	r1, r3
 80014c6:	f001 f8e9 	bl	800269c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80014ca:	2014      	movs	r0, #20
 80014cc:	f000 fe58 	bl	8002180 <HAL_Delay>

	run_init_sequence(lcd);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff ff9d 	bl	8001410 <run_init_sequence>

	//HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 0);
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <st7735s_set_addr_window>:

void st7735s_set_addr_window(st7735s_t *lcd,
							 uint8_t x0, uint8_t y0,
                             uint8_t x1, uint8_t y1)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	4608      	mov	r0, r1
 80014e8:	4611      	mov	r1, r2
 80014ea:	461a      	mov	r2, r3
 80014ec:	4603      	mov	r3, r0
 80014ee:	70fb      	strb	r3, [r7, #3]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70bb      	strb	r3, [r7, #2]
 80014f4:	4613      	mov	r3, r2
 80014f6:	707b      	strb	r3, [r7, #1]
	cs_low(lcd);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff ff38 	bl	800136e <cs_low>
    write_cmd(lcd, 0x2A); // CASET
 80014fe:	212a      	movs	r1, #42	@ 0x2a
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff fee5 	bl	80012d0 <write_cmd>
    write_data(lcd, 0);
 8001506:	2100      	movs	r1, #0
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff fefb 	bl	8001304 <write_data>
    write_data(lcd, x0 + ST7735S_X_OFFSET);
 800150e:	78fb      	ldrb	r3, [r7, #3]
 8001510:	3302      	adds	r3, #2
 8001512:	b2db      	uxtb	r3, r3
 8001514:	4619      	mov	r1, r3
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fef4 	bl	8001304 <write_data>
    write_data(lcd, 0);
 800151c:	2100      	movs	r1, #0
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff fef0 	bl	8001304 <write_data>
    write_data(lcd, x1 + ST7735S_X_OFFSET);
 8001524:	787b      	ldrb	r3, [r7, #1]
 8001526:	3302      	adds	r3, #2
 8001528:	b2db      	uxtb	r3, r3
 800152a:	4619      	mov	r1, r3
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff fee9 	bl	8001304 <write_data>

    write_cmd(lcd, 0x2B); // RASET
 8001532:	212b      	movs	r1, #43	@ 0x2b
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff fecb 	bl	80012d0 <write_cmd>
    write_data(lcd, 0);
 800153a:	2100      	movs	r1, #0
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff fee1 	bl	8001304 <write_data>
    write_data(lcd, y0 + ST7735S_Y_OFFSET);
 8001542:	78bb      	ldrb	r3, [r7, #2]
 8001544:	3301      	adds	r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	4619      	mov	r1, r3
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff feda 	bl	8001304 <write_data>
    write_data(lcd, 0);
 8001550:	2100      	movs	r1, #0
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fed6 	bl	8001304 <write_data>
    write_data(lcd, y1 + ST7735S_Y_OFFSET);
 8001558:	7c3b      	ldrb	r3, [r7, #16]
 800155a:	3301      	adds	r3, #1
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4619      	mov	r1, r3
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff fecf 	bl	8001304 <write_data>

    write_cmd(lcd, 0x2C); // RAMWR
 8001566:	212c      	movs	r1, #44	@ 0x2c
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff feb1 	bl	80012d0 <write_cmd>
    cs_high(lcd);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff ff0d 	bl	800138e <cs_high>
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <st7735s_fill_rect>:

void st7735s_fill_rect(st7735s_t *lcd,
					   uint8_t x, uint8_t y,
                       uint8_t w, uint8_t h,
                       uint16_t color)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af02      	add	r7, sp, #8
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	4608      	mov	r0, r1
 8001586:	4611      	mov	r1, r2
 8001588:	461a      	mov	r2, r3
 800158a:	4603      	mov	r3, r0
 800158c:	70fb      	strb	r3, [r7, #3]
 800158e:	460b      	mov	r3, r1
 8001590:	70bb      	strb	r3, [r7, #2]
 8001592:	4613      	mov	r3, r2
 8001594:	707b      	strb	r3, [r7, #1]
    st7735s_set_addr_window(lcd, x, y, x + w - 1, y + h - 1);
 8001596:	78fa      	ldrb	r2, [r7, #3]
 8001598:	787b      	ldrb	r3, [r7, #1]
 800159a:	4413      	add	r3, r2
 800159c:	b2db      	uxtb	r3, r3
 800159e:	3b01      	subs	r3, #1
 80015a0:	b2d8      	uxtb	r0, r3
 80015a2:	78ba      	ldrb	r2, [r7, #2]
 80015a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015a8:	4413      	add	r3, r2
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	3b01      	subs	r3, #1
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	78ba      	ldrb	r2, [r7, #2]
 80015b2:	78f9      	ldrb	r1, [r7, #3]
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	4603      	mov	r3, r0
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff ff90 	bl	80014de <st7735s_set_addr_window>

    size_t pixels = w * h;
 80015be:	787b      	ldrb	r3, [r7, #1]
 80015c0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80015c4:	fb02 f303 	mul.w	r3, r2, r3
 80015c8:	613b      	str	r3, [r7, #16]
    size_t bytes = pixels * 2;
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]

    uint8_t *buf = malloc(bytes);
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f002 fa43 	bl	8003a5c <malloc>
 80015d6:	4603      	mov	r3, r0
 80015d8:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < pixels; i++) {
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	e014      	b.n	800160a <st7735s_fill_rect+0x8e>
        buf[2*i]   = color >> 8;
 80015e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015e2:	0a1b      	lsrs	r3, r3, #8
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	4619      	mov	r1, r3
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	440b      	add	r3, r1
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	701a      	strb	r2, [r3, #0]
        buf[2*i+1] = color & 0xFF;
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	3301      	adds	r3, #1
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	4413      	add	r3, r2
 80015fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < pixels; i++) {
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	3301      	adds	r3, #1
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	429a      	cmp	r2, r3
 8001610:	d8e6      	bhi.n	80015e0 <st7735s_fill_rect+0x64>
    }
    cs_low(lcd);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff feab 	bl	800136e <cs_low>
    write_data_buf(lcd, buf, bytes);
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	68b9      	ldr	r1, [r7, #8]
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fe8b 	bl	8001338 <write_data_buf>
    cs_high(lcd);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff feb3 	bl	800138e <cs_high>
    free(buf);
 8001628:	68b8      	ldr	r0, [r7, #8]
 800162a:	f002 fa1f 	bl	8003a6c <free>
}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <st7735s_fill_screen>:

void st7735s_fill_screen(st7735s_t *lcd, uint16_t color)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b084      	sub	sp, #16
 800163a:	af02      	add	r7, sp, #8
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	807b      	strh	r3, [r7, #2]
    st7735s_fill_rect(lcd, 0, 0,
 8001642:	887b      	ldrh	r3, [r7, #2]
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	23a0      	movs	r3, #160	@ 0xa0
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	2200      	movs	r2, #0
 800164e:	2100      	movs	r1, #0
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff ff93 	bl	800157c <st7735s_fill_rect>
                      ST7735S_WIDTH,
                      ST7735S_HEIGHT,
                      color);
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <st7735s_push_framebuffer>:
}

void st7735s_push_framebuffer(st7735s_t *lcd,
                              uint16_t *fb,
                              int w, int h)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b086      	sub	sp, #24
 8001662:	af02      	add	r7, sp, #8
 8001664:	60f8      	str	r0, [r7, #12]
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607a      	str	r2, [r7, #4]
 800166a:	603b      	str	r3, [r7, #0]
    // Set window to full screen
    st7735s_set_addr_window(lcd, 0, 0, w - 1, h - 1);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	3b01      	subs	r3, #1
 8001672:	b2da      	uxtb	r2, r3
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	3b01      	subs	r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	4613      	mov	r3, r2
 8001680:	2200      	movs	r2, #0
 8001682:	2100      	movs	r1, #0
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f7ff ff2a 	bl	80014de <st7735s_set_addr_window>

    // Data mode
    //gpio_set(lcd->pin_dc, 1);
    HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6858      	ldr	r0, [r3, #4]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	891b      	ldrh	r3, [r3, #8]
 8001692:	2201      	movs	r2, #1
 8001694:	4619      	mov	r1, r3
 8001696:	f001 f801 	bl	800269c <HAL_GPIO_WritePin>

    // Send entire framebuffer in one big SPI write
    //spi_write_chunked(&lcd->spi, (uint8_t*)fb,  w * h * sizeof(uint16_t));
    cs_low(lcd);
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7ff fe67 	bl	800136e <cs_low>
    HAL_SPI_Transmit(lcd->st7735s_spi, (uint8_t*)fb, (w * h * sizeof(uint16_t)), HAL_MAX_DELAY);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	6818      	ldr	r0, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	fb12 f303 	smulbb	r3, r2, r3
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	68b9      	ldr	r1, [r7, #8]
 80016bc:	f001 fce9 	bl	8003092 <HAL_SPI_Transmit>
    cs_high(lcd);
 80016c0:	68f8      	ldr	r0, [r7, #12]
 80016c2:	f7ff fe64 	bl	800138e <cs_high>
}
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	607b      	str	r3, [r7, #4]
 80016da:	4b10      	ldr	r3, [pc, #64]	@ (800171c <HAL_MspInit+0x4c>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	4a0f      	ldr	r2, [pc, #60]	@ (800171c <HAL_MspInit+0x4c>)
 80016e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <HAL_MspInit+0x4c>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <HAL_MspInit+0x4c>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	4a08      	ldr	r2, [pc, #32]	@ (800171c <HAL_MspInit+0x4c>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001700:	6413      	str	r3, [r2, #64]	@ 0x40
 8001702:	4b06      	ldr	r3, [pc, #24]	@ (800171c <HAL_MspInit+0x4c>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170a:	603b      	str	r3, [r7, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800

08001720 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	@ 0x28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a19      	ldr	r2, [pc, #100]	@ (80017a4 <HAL_SPI_MspInit+0x84>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d12b      	bne.n	800179a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <HAL_SPI_MspInit+0x88>)
 8001748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174a:	4a17      	ldr	r2, [pc, #92]	@ (80017a8 <HAL_SPI_MspInit+0x88>)
 800174c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001750:	6453      	str	r3, [r2, #68]	@ 0x44
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_SPI_MspInit+0x88>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <HAL_SPI_MspInit+0x88>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a10      	ldr	r2, [pc, #64]	@ (80017a8 <HAL_SPI_MspInit+0x88>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <HAL_SPI_MspInit+0x88>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800177a:	23a0      	movs	r3, #160	@ 0xa0
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800178a:	2305      	movs	r3, #5
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <HAL_SPI_MspInit+0x8c>)
 8001796:	f000 fdfd 	bl	8002394 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800179a:	bf00      	nop
 800179c:	3728      	adds	r7, #40	@ 0x28
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40013000 	.word	0x40013000
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020000 	.word	0x40020000

080017b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	@ 0x28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a19      	ldr	r2, [pc, #100]	@ (8001834 <HAL_UART_MspInit+0x84>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d12c      	bne.n	800182c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	4b18      	ldr	r3, [pc, #96]	@ (8001838 <HAL_UART_MspInit+0x88>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017da:	4a17      	ldr	r2, [pc, #92]	@ (8001838 <HAL_UART_MspInit+0x88>)
 80017dc:	f043 0310 	orr.w	r3, r3, #16
 80017e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_UART_MspInit+0x88>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e6:	f003 0310 	and.w	r3, r3, #16
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <HAL_UART_MspInit+0x88>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	4a10      	ldr	r2, [pc, #64]	@ (8001838 <HAL_UART_MspInit+0x88>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <HAL_UART_MspInit+0x88>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800180a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800180e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001810:	2302      	movs	r3, #2
 8001812:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001818:	2303      	movs	r3, #3
 800181a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800181c:	2307      	movs	r3, #7
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	4619      	mov	r1, r3
 8001826:	4805      	ldr	r0, [pc, #20]	@ (800183c <HAL_UART_MspInit+0x8c>)
 8001828:	f000 fdb4 	bl	8002394 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800182c:	bf00      	nop
 800182e:	3728      	adds	r7, #40	@ 0x28
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40011000 	.word	0x40011000
 8001838:	40023800 	.word	0x40023800
 800183c:	40020000 	.word	0x40020000

08001840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <NMI_Handler+0x4>

08001848 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <HardFault_Handler+0x4>

08001850 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <MemManage_Handler+0x4>

08001858 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <BusFault_Handler+0x4>

08001860 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <UsageFault_Handler+0x4>

08001868 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr

08001876 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001896:	f000 fc53 	bl	8002140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a8:	4a14      	ldr	r2, [pc, #80]	@ (80018fc <_sbrk+0x5c>)
 80018aa:	4b15      	ldr	r3, [pc, #84]	@ (8001900 <_sbrk+0x60>)
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b4:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <_sbrk+0x64>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d102      	bne.n	80018c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018bc:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <_sbrk+0x64>)
 80018be:	4a12      	ldr	r2, [pc, #72]	@ (8001908 <_sbrk+0x68>)
 80018c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018c2:	4b10      	ldr	r3, [pc, #64]	@ (8001904 <_sbrk+0x64>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d207      	bcs.n	80018e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018d0:	f002 f99a 	bl	8003c08 <__errno>
 80018d4:	4603      	mov	r3, r0
 80018d6:	220c      	movs	r2, #12
 80018d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018da:	f04f 33ff 	mov.w	r3, #4294967295
 80018de:	e009      	b.n	80018f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018e0:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <_sbrk+0x64>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018e6:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <_sbrk+0x64>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	4a05      	ldr	r2, [pc, #20]	@ (8001904 <_sbrk+0x64>)
 80018f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018f2:	68fb      	ldr	r3, [r7, #12]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20020000 	.word	0x20020000
 8001900:	00000400 	.word	0x00000400
 8001904:	20000118 	.word	0x20000118
 8001908:	2000a268 	.word	0x2000a268

0800190c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001910:	4b06      	ldr	r3, [pc, #24]	@ (800192c <SystemInit+0x20>)
 8001912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001916:	4a05      	ldr	r2, [pc, #20]	@ (800192c <SystemInit+0x20>)
 8001918:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800191c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <wrap_angle>:
     0.992422f,  0.993601f,  0.994681f,  0.995661f,  0.996542f,  0.997323f,  0.998004f,  0.998586f,
     0.999068f,  0.999449f,  0.999731f,  0.999913f,  0.999995f,  0.999977f
};

//Wrap angle to [0, 2)
static float wrap_angle(float rad) {
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	ed87 0a01 	vstr	s0, [r7, #4]
    while (rad < 0) rad += 2 * PI;
 800193a:	e00f      	b.n	800195c <wrap_angle+0x2c>
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7fe fdaf 	bl	80004a0 <__aeabi_f2d>
 8001942:	a31d      	add	r3, pc, #116	@ (adr r3, 80019b8 <wrap_angle+0x88>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	f7fe fc4c 	bl	80001e4 <__adddf3>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4610      	mov	r0, r2
 8001952:	4619      	mov	r1, r3
 8001954:	f7ff f8d4 	bl	8000b00 <__aeabi_d2f>
 8001958:	4603      	mov	r3, r0
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001960:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001968:	d4e8      	bmi.n	800193c <wrap_angle+0xc>
    while (rad >= 2 * PI) rad -= 2 * PI;
 800196a:	e00f      	b.n	800198c <wrap_angle+0x5c>
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7fe fd97 	bl	80004a0 <__aeabi_f2d>
 8001972:	a311      	add	r3, pc, #68	@ (adr r3, 80019b8 <wrap_angle+0x88>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	f7fe fc32 	bl	80001e0 <__aeabi_dsub>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	f7ff f8bc 	bl	8000b00 <__aeabi_d2f>
 8001988:	4603      	mov	r3, r0
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7fe fd87 	bl	80004a0 <__aeabi_f2d>
 8001992:	a309      	add	r3, pc, #36	@ (adr r3, 80019b8 <wrap_angle+0x88>)
 8001994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001998:	f7ff f860 	bl	8000a5c <__aeabi_dcmpge>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1e4      	bne.n	800196c <wrap_angle+0x3c>
    return rad;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	ee07 3a90 	vmov	s15, r3
}
 80019a8:	eeb0 0a67 	vmov.f32	s0, s15
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	f3af 8000 	nop.w
 80019b8:	54442d18 	.word	0x54442d18
 80019bc:	401921fb 	.word	0x401921fb

080019c0 <fsin>:

// Sine lookup using table
float fsin(float rad) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	ed87 0a01 	vstr	s0, [r7, #4]
    rad = wrap_angle(rad);
 80019ca:	ed97 0a01 	vldr	s0, [r7, #4]
 80019ce:	f7ff ffaf 	bl	8001930 <wrap_angle>
 80019d2:	ed87 0a01 	vstr	s0, [r7, #4]
    int index = (int)(rad / STEP_RAD);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7fe fd62 	bl	80004a0 <__aeabi_f2d>
 80019dc:	a311      	add	r3, pc, #68	@ (adr r3, 8001a24 <fsin+0x64>)
 80019de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e2:	f7fe fedf 	bl	80007a4 <__aeabi_ddiv>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4610      	mov	r0, r2
 80019ec:	4619      	mov	r1, r3
 80019ee:	f7ff f85f 	bl	8000ab0 <__aeabi_d2iz>
 80019f2:	4603      	mov	r3, r0
 80019f4:	60fb      	str	r3, [r7, #12]
    if (index >= TABLE_SIZE) index = TABLE_SIZE - 1;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f240 2275 	movw	r2, #629	@ 0x275
 80019fc:	4293      	cmp	r3, r2
 80019fe:	dd02      	ble.n	8001a06 <fsin+0x46>
 8001a00:	f240 2375 	movw	r3, #629	@ 0x275
 8001a04:	60fb      	str	r3, [r7, #12]
    return sin_table[index];
 8001a06:	4a06      	ldr	r2, [pc, #24]	@ (8001a20 <fsin+0x60>)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	ee07 3a90 	vmov	s15, r3
}
 8001a14:	eeb0 0a67 	vmov.f32	s0, s15
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	08015974 	.word	0x08015974
 8001a24:	02a78f1c 	.word	0x02a78f1c
 8001a28:	3f846ce3 	.word	0x3f846ce3
 8001a2c:	00000000 	.word	0x00000000

08001a30 <fcos>:

// Cosine lookup using table
float fcos(float rad) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	ed87 0a01 	vstr	s0, [r7, #4]
    rad = wrap_angle(rad);
 8001a3a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001a3e:	f7ff ff77 	bl	8001930 <wrap_angle>
 8001a42:	ed87 0a01 	vstr	s0, [r7, #4]
    int index = (int)(rad / STEP_RAD);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7fe fd2a 	bl	80004a0 <__aeabi_f2d>
 8001a4c:	a311      	add	r3, pc, #68	@ (adr r3, 8001a94 <fcos+0x64>)
 8001a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a52:	f7fe fea7 	bl	80007a4 <__aeabi_ddiv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7ff f827 	bl	8000ab0 <__aeabi_d2iz>
 8001a62:	4603      	mov	r3, r0
 8001a64:	60fb      	str	r3, [r7, #12]
    if (index >= TABLE_SIZE) index = TABLE_SIZE - 1;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f240 2275 	movw	r2, #629	@ 0x275
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	dd02      	ble.n	8001a76 <fcos+0x46>
 8001a70:	f240 2375 	movw	r3, #629	@ 0x275
 8001a74:	60fb      	str	r3, [r7, #12]
    return cos_table[index];
 8001a76:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <fcos+0x60>)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	ee07 3a90 	vmov	s15, r3
}
 8001a84:	eeb0 0a67 	vmov.f32	s0, s15
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	0801634c 	.word	0x0801634c
 8001a94:	02a78f1c 	.word	0x02a78f1c
 8001a98:	3f846ce3 	.word	0x3f846ce3

08001a9c <fb_set_pixel>:

static inline void fb_set_pixel(int x, int y, uint16_t color)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	80fb      	strh	r3, [r7, #6]
    if (x < 0 || x >= FB_WIDTH) return;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	db1c      	blt.n	8001aea <fb_set_pixel+0x4e>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ab4:	dc19      	bgt.n	8001aea <fb_set_pixel+0x4e>
    if (y < 0 || y >= FB_HEIGHT) return;
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	db18      	blt.n	8001aee <fb_set_pixel+0x52>
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b9f      	cmp	r3, #159	@ 0x9f
 8001ac0:	dc15      	bgt.n	8001aee <fb_set_pixel+0x52>

    color = (color >> 8) | (color << 8);
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ace:	021b      	lsls	r3, r3, #8
 8001ad0:	b21b      	sxth	r3, r3
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	80fb      	strh	r3, [r7, #6]

    framebuffer[y * FB_WIDTH + x] = color;
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	01da      	lsls	r2, r3, #7
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4413      	add	r3, r2
 8001ae0:	4906      	ldr	r1, [pc, #24]	@ (8001afc <fb_set_pixel+0x60>)
 8001ae2:	88fa      	ldrh	r2, [r7, #6]
 8001ae4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8001ae8:	e002      	b.n	8001af0 <fb_set_pixel+0x54>
    if (x < 0 || x >= FB_WIDTH) return;
 8001aea:	bf00      	nop
 8001aec:	e000      	b.n	8001af0 <fb_set_pixel+0x54>
    if (y < 0 || y >= FB_HEIGHT) return;
 8001aee:	bf00      	nop
}
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	2000011c 	.word	0x2000011c

08001b00 <horizon_get_framebuffer>:
    for (int i = 0; i < FB_WIDTH * FB_HEIGHT; i++)
        framebuffer[i] = color;
}

uint16_t* horizon_get_framebuffer(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
    return framebuffer;
 8001b04:	4b02      	ldr	r3, [pc, #8]	@ (8001b10 <horizon_get_framebuffer+0x10>)
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	2000011c 	.word	0x2000011c

08001b14 <rotate_vec>:

static void rotate_vec(float *x, float *y, float *z,
                       float pitch, float roll, float yaw)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	ed2d 8b02 	vpush	{d8}
 8001b1a:	b08c      	sub	sp, #48	@ 0x30
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6178      	str	r0, [r7, #20]
 8001b20:	6139      	str	r1, [r7, #16]
 8001b22:	60fa      	str	r2, [r7, #12]
 8001b24:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b28:	edc7 0a01 	vstr	s1, [r7, #4]
 8001b2c:	ed87 1a00 	vstr	s2, [r7]
    float x0 = *x, y0 = *y, z0 = *z;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
    float x1, y1, z1;

    // --- Yaw around Z ---
    x1 =  fcos(yaw)*x0 - fsin(yaw)*y0;
 8001b42:	ed97 0a00 	vldr	s0, [r7]
 8001b46:	f7ff ff73 	bl	8001a30 <fcos>
 8001b4a:	eeb0 7a40 	vmov.f32	s14, s0
 8001b4e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b52:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001b56:	ed97 0a00 	vldr	s0, [r7]
 8001b5a:	f7ff ff31 	bl	80019c0 <fsin>
 8001b5e:	eeb0 7a40 	vmov.f32	s14, s0
 8001b62:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b6a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001b6e:	edc7 7a08 	vstr	s15, [r7, #32]
    y1 =  fsin(yaw)*x0 + fcos(yaw)*y0;
 8001b72:	ed97 0a00 	vldr	s0, [r7]
 8001b76:	f7ff ff23 	bl	80019c0 <fsin>
 8001b7a:	eeb0 7a40 	vmov.f32	s14, s0
 8001b7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b82:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001b86:	ed97 0a00 	vldr	s0, [r7]
 8001b8a:	f7ff ff51 	bl	8001a30 <fcos>
 8001b8e:	eeb0 7a40 	vmov.f32	s14, s0
 8001b92:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b9a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001b9e:	edc7 7a07 	vstr	s15, [r7, #28]
    z1 =  z0;
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	61bb      	str	r3, [r7, #24]

    // prepare for next step
    x0 = x1; y0 = y1; z0 = z1;
 8001ba6:	6a3b      	ldr	r3, [r7, #32]
 8001ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24

    // --- Pitch around X ---
    x1 =  x0;
 8001bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb4:	623b      	str	r3, [r7, #32]
    y1 =  fcos(pitch)*y0 - fsin(pitch)*z0;
 8001bb6:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bba:	f7ff ff39 	bl	8001a30 <fcos>
 8001bbe:	eeb0 7a40 	vmov.f32	s14, s0
 8001bc2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001bc6:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001bca:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bce:	f7ff fef7 	bl	80019c0 <fsin>
 8001bd2:	eeb0 7a40 	vmov.f32	s14, s0
 8001bd6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bde:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001be2:	edc7 7a07 	vstr	s15, [r7, #28]
    z1 =  fsin(pitch)*y0 + fcos(pitch)*z0;
 8001be6:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bea:	f7ff fee9 	bl	80019c0 <fsin>
 8001bee:	eeb0 7a40 	vmov.f32	s14, s0
 8001bf2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001bf6:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001bfa:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bfe:	f7ff ff17 	bl	8001a30 <fcos>
 8001c02:	eeb0 7a40 	vmov.f32	s14, s0
 8001c06:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c0e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001c12:	edc7 7a06 	vstr	s15, [r7, #24]

    x0 = x1; y0 = y1; z0 = z1;
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24

    // --- Roll around Y ---
    x1 =  fcos(roll)*x0 + fsin(roll)*z0;
 8001c22:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c26:	f7ff ff03 	bl	8001a30 <fcos>
 8001c2a:	eeb0 7a40 	vmov.f32	s14, s0
 8001c2e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c32:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001c36:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c3a:	f7ff fec1 	bl	80019c0 <fsin>
 8001c3e:	eeb0 7a40 	vmov.f32	s14, s0
 8001c42:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c4a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001c4e:	edc7 7a08 	vstr	s15, [r7, #32]
    y1 =  y0;
 8001c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c54:	61fb      	str	r3, [r7, #28]
    z1 = -fsin(roll)*x0 + fcos(roll)*z0;
 8001c56:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c5a:	f7ff feb1 	bl	80019c0 <fsin>
 8001c5e:	eef0 7a40 	vmov.f32	s15, s0
 8001c62:	eeb1 7a67 	vneg.f32	s14, s15
 8001c66:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c6a:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001c6e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c72:	f7ff fedd 	bl	8001a30 <fcos>
 8001c76:	eeb0 7a40 	vmov.f32	s14, s0
 8001c7a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c82:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001c86:	edc7 7a06 	vstr	s15, [r7, #24]

    *x = x1;
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	6a3a      	ldr	r2, [r7, #32]
 8001c8e:	601a      	str	r2, [r3, #0]
    *y = y1;
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	69fa      	ldr	r2, [r7, #28]
 8001c94:	601a      	str	r2, [r3, #0]
    *z = z1;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	601a      	str	r2, [r3, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	3730      	adds	r7, #48	@ 0x30
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	ecbd 8b02 	vpop	{d8}
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <draw_navball>:

void draw_navball(float pitch_deg, float roll_deg, float yaw_deg)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b094      	sub	sp, #80	@ 0x50
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	ed87 0a03 	vstr	s0, [r7, #12]
 8001cb2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001cb6:	ed87 1a01 	vstr	s2, [r7, #4]
    float pitch = pitch_deg * (PI / 180.0f);
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f7fe fbf0 	bl	80004a0 <__aeabi_f2d>
 8001cc0:	a39a      	add	r3, pc, #616	@ (adr r3, 8001f2c <draw_navball+0x284>)
 8001cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc6:	f7fe fc43 	bl	8000550 <__aeabi_dmul>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4610      	mov	r0, r2
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f7fe ff15 	bl	8000b00 <__aeabi_d2f>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
    float roll  = roll_deg  * (PI / 180.0f);
 8001cda:	68b8      	ldr	r0, [r7, #8]
 8001cdc:	f7fe fbe0 	bl	80004a0 <__aeabi_f2d>
 8001ce0:	a392      	add	r3, pc, #584	@ (adr r3, 8001f2c <draw_navball+0x284>)
 8001ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce6:	f7fe fc33 	bl	8000550 <__aeabi_dmul>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f7fe ff05 	bl	8000b00 <__aeabi_d2f>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    float yaw   = yaw_deg   * (PI / 180.0f);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7fe fbd0 	bl	80004a0 <__aeabi_f2d>
 8001d00:	a38a      	add	r3, pc, #552	@ (adr r3, 8001f2c <draw_navball+0x284>)
 8001d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d06:	f7fe fc23 	bl	8000550 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4610      	mov	r0, r2
 8001d10:	4619      	mov	r1, r3
 8001d12:	f7fe fef5 	bl	8000b00 <__aeabi_d2f>
 8001d16:	4603      	mov	r3, r0
 8001d18:	633b      	str	r3, [r7, #48]	@ 0x30

    for (int sy = cy - radius; sy <= cy + radius; sy++) {
 8001d1a:	2314      	movs	r3, #20
 8001d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d1e:	e0ea      	b.n	8001ef6 <draw_navball+0x24e>
        for (int sx = cx - radius; sx <= cx + radius; sx++) {
 8001d20:	2304      	movs	r3, #4
 8001d22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d24:	e0e0      	b.n	8001ee8 <draw_navball+0x240>

            int dx = sx - cx;
 8001d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d28:	3b40      	subs	r3, #64	@ 0x40
 8001d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int dy = sy - cy;
 8001d2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d2e:	3b50      	subs	r3, #80	@ 0x50
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28

            // Check if inside circle
            if (dx*dx + dy*dy > radius*radius)
 8001d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d34:	fb03 f203 	mul.w	r2, r3, r3
 8001d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d3a:	fb03 f303 	mul.w	r3, r3, r3
 8001d3e:	4413      	add	r3, r2
 8001d40:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8001d44:	f300 80cc 	bgt.w	8001ee0 <draw_navball+0x238>
                continue;

            // Convert to normalized sphere coords
            // x^2 + y^2 + z^2 = 1
            float x = dx / (float)radius;
 8001d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d4a:	ee07 3a90 	vmov	s15, r3
 8001d4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d52:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8001f18 <draw_navball+0x270>
 8001d56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5a:	edc7 7a06 	vstr	s15, [r7, #24]
            float y = -dy / (float)radius;  // flip Y (screen coords)
 8001d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d60:	425b      	negs	r3, r3
 8001d62:	ee07 3a90 	vmov	s15, r3
 8001d66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d6a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001f18 <draw_navball+0x270>
 8001d6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d72:	edc7 7a05 	vstr	s15, [r7, #20]
            float t = 1.0f - x*x - y*y;
 8001d76:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d8a:	edd7 6a05 	vldr	s13, [r7, #20]
 8001d8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
            if (t < 0) t = 0;
 8001d9e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001da2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001daa:	d502      	bpl.n	8001db2 <draw_navball+0x10a>
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	647b      	str	r3, [r7, #68]	@ 0x44
            float z = sqrtf(t);
 8001db2:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8001db6:	f002 f85d 	bl	8003e74 <sqrtf>
 8001dba:	eef0 7a40 	vmov.f32	s15, s0
 8001dbe:	edc7 7a04 	vstr	s15, [r7, #16]

            // rotate sphere point
            rotate_vec(&x, &y, &z, pitch, roll, yaw);
 8001dc2:	f107 0210 	add.w	r2, r7, #16
 8001dc6:	f107 0114 	add.w	r1, r7, #20
 8001dca:	f107 0318 	add.w	r3, r7, #24
 8001dce:	ed97 1a0c 	vldr	s2, [r7, #48]	@ 0x30
 8001dd2:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8001dd6:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fe9a 	bl	8001b14 <rotate_vec>

            // Convert sphere -> texture coordinates (UV)
            float u = (atan2f(z, x) + PI) / (2.0f * PI);
 8001de0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001de4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001de8:	eef0 0a47 	vmov.f32	s1, s14
 8001dec:	eeb0 0a67 	vmov.f32	s0, s15
 8001df0:	f002 f83e 	bl	8003e70 <atan2f>
 8001df4:	ee10 3a10 	vmov	r3, s0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fb51 	bl	80004a0 <__aeabi_f2d>
 8001dfe:	a342      	add	r3, pc, #264	@ (adr r3, 8001f08 <draw_navball+0x260>)
 8001e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e04:	f7fe f9ee 	bl	80001e4 <__adddf3>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	4619      	mov	r1, r3
 8001e10:	a33f      	add	r3, pc, #252	@ (adr r3, 8001f10 <draw_navball+0x268>)
 8001e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e16:	f7fe fcc5 	bl	80007a4 <__aeabi_ddiv>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f7fe fe6d 	bl	8000b00 <__aeabi_d2f>
 8001e26:	4603      	mov	r3, r0
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
            float v = (asin(y) / PI) + 0.5f;
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe fb37 	bl	80004a0 <__aeabi_f2d>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	ec43 2b10 	vmov	d0, r2, r3
 8001e3a:	f001 ff5b 	bl	8003cf4 <asin>
 8001e3e:	ec51 0b10 	vmov	r0, r1, d0
 8001e42:	a331      	add	r3, pc, #196	@ (adr r3, 8001f08 <draw_navball+0x260>)
 8001e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e48:	f7fe fcac 	bl	80007a4 <__aeabi_ddiv>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	4b30      	ldr	r3, [pc, #192]	@ (8001f1c <draw_navball+0x274>)
 8001e5a:	f7fe f9c3 	bl	80001e4 <__adddf3>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4610      	mov	r0, r2
 8001e64:	4619      	mov	r1, r3
 8001e66:	f7fe fe4b 	bl	8000b00 <__aeabi_d2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	623b      	str	r3, [r7, #32]

            // Convert to texture indices
            int tx = (int)(u * NAVBALL_TEXTURE_256_128_WIDTH);
 8001e6e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e72:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001f20 <draw_navball+0x278>
 8001e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e7e:	ee17 3a90 	vmov	r3, s15
 8001e82:	643b      	str	r3, [r7, #64]	@ 0x40
            int ty = (int)(v * NAVBALL_TEXTURE_256_128_HEIGHT);
 8001e84:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e88:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001f24 <draw_navball+0x27c>
 8001e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e94:	ee17 3a90 	vmov	r3, s15
 8001e98:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if (tx < 0) tx = 0;
 8001e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	da01      	bge.n	8001ea4 <draw_navball+0x1fc>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	643b      	str	r3, [r7, #64]	@ 0x40
            if (tx >= NAVBALL_TEXTURE_256_128_WIDTH) tx = NAVBALL_TEXTURE_256_128_WIDTH - 1;
 8001ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ea6:	2bff      	cmp	r3, #255	@ 0xff
 8001ea8:	dd01      	ble.n	8001eae <draw_navball+0x206>
 8001eaa:	23ff      	movs	r3, #255	@ 0xff
 8001eac:	643b      	str	r3, [r7, #64]	@ 0x40
            if (ty < 0) ty = 0;
 8001eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	da01      	bge.n	8001eb8 <draw_navball+0x210>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if (ty >= NAVBALL_TEXTURE_256_128_WIDTH) ty = NAVBALL_TEXTURE_256_128_WIDTH - 1;
 8001eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001eba:	2bff      	cmp	r3, #255	@ 0xff
 8001ebc:	dd01      	ble.n	8001ec2 <draw_navball+0x21a>
 8001ebe:	23ff      	movs	r3, #255	@ 0xff
 8001ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c

            uint16_t color =
                navball_texture_256_128[ty * NAVBALL_TEXTURE_256_128_WIDTH + tx];
 8001ec2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ec4:	021a      	lsls	r2, r3, #8
 8001ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ec8:	4413      	add	r3, r2
            uint16_t color =
 8001eca:	4a17      	ldr	r2, [pc, #92]	@ (8001f28 <draw_navball+0x280>)
 8001ecc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ed0:	83fb      	strh	r3, [r7, #30]

            fb_set_pixel(sx, sy, color);
 8001ed2:	8bfb      	ldrh	r3, [r7, #30]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001ed8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001eda:	f7ff fddf 	bl	8001a9c <fb_set_pixel>
 8001ede:	e000      	b.n	8001ee2 <draw_navball+0x23a>
                continue;
 8001ee0:	bf00      	nop
        for (int sx = cx - radius; sx <= cx + radius; sx++) {
 8001ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ee8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001eea:	2b7c      	cmp	r3, #124	@ 0x7c
 8001eec:	f77f af1b 	ble.w	8001d26 <draw_navball+0x7e>
    for (int sy = cy - radius; sy <= cy + radius; sy++) {
 8001ef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ef8:	2b8c      	cmp	r3, #140	@ 0x8c
 8001efa:	f77f af11 	ble.w	8001d20 <draw_navball+0x78>
        }
    }
}
 8001efe:	bf00      	nop
 8001f00:	bf00      	nop
 8001f02:	3750      	adds	r7, #80	@ 0x50
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	54442d18 	.word	0x54442d18
 8001f0c:	400921fb 	.word	0x400921fb
 8001f10:	54442d18 	.word	0x54442d18
 8001f14:	401921fb 	.word	0x401921fb
 8001f18:	42700000 	.word	0x42700000
 8001f1c:	3fe00000 	.word	0x3fe00000
 8001f20:	43800000 	.word	0x43800000
 8001f24:	43000000 	.word	0x43000000
 8001f28:	08005948 	.word	0x08005948
 8001f2c:	a2529d39 	.word	0xa2529d39
 8001f30:	3f91df46 	.word	0x3f91df46

08001f34 <framebuffer_draw_circle>:

void framebuffer_draw_circle(uint8_t rad,
                             uint16_t X0, uint16_t Y0,
                             uint16_t color){
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b087      	sub	sp, #28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4604      	mov	r4, r0
 8001f3c:	4608      	mov	r0, r1
 8001f3e:	4611      	mov	r1, r2
 8001f40:	461a      	mov	r2, r3
 8001f42:	4623      	mov	r3, r4
 8001f44:	71fb      	strb	r3, [r7, #7]
 8001f46:	4603      	mov	r3, r0
 8001f48:	80bb      	strh	r3, [r7, #4]
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	807b      	strh	r3, [r7, #2]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	803b      	strh	r3, [r7, #0]
	int x = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
	int y = rad;
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	613b      	str	r3, [r7, #16]
	int d = 3-2*rad;
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	f1c3 0303 	rsb	r3, r3, #3
 8001f62:	60fb      	str	r3, [r7, #12]

	while(x<=y){
 8001f64:	e067      	b.n	8002036 <framebuffer_draw_circle+0x102>
		fb_set_pixel(X0 + x, Y0 + y, color);
 8001f66:	88ba      	ldrh	r2, [r7, #4]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	18d0      	adds	r0, r2, r3
 8001f6c:	887a      	ldrh	r2, [r7, #2]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4413      	add	r3, r2
 8001f72:	883a      	ldrh	r2, [r7, #0]
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7ff fd91 	bl	8001a9c <fb_set_pixel>
		fb_set_pixel(X0 - x, Y0 + y, color);
 8001f7a:	88ba      	ldrh	r2, [r7, #4]
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	1ad0      	subs	r0, r2, r3
 8001f80:	887a      	ldrh	r2, [r7, #2]
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	4413      	add	r3, r2
 8001f86:	883a      	ldrh	r2, [r7, #0]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	f7ff fd87 	bl	8001a9c <fb_set_pixel>
		fb_set_pixel(X0 + x, Y0 - y, color);
 8001f8e:	88ba      	ldrh	r2, [r7, #4]
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	18d0      	adds	r0, r2, r3
 8001f94:	887a      	ldrh	r2, [r7, #2]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	883a      	ldrh	r2, [r7, #0]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f7ff fd7d 	bl	8001a9c <fb_set_pixel>
		fb_set_pixel(X0 - x, Y0 - y, color);
 8001fa2:	88ba      	ldrh	r2, [r7, #4]
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	1ad0      	subs	r0, r2, r3
 8001fa8:	887a      	ldrh	r2, [r7, #2]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	883a      	ldrh	r2, [r7, #0]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f7ff fd73 	bl	8001a9c <fb_set_pixel>

		fb_set_pixel(X0 + y, Y0 + x, color);
 8001fb6:	88ba      	ldrh	r2, [r7, #4]
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	18d0      	adds	r0, r2, r3
 8001fbc:	887a      	ldrh	r2, [r7, #2]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	883a      	ldrh	r2, [r7, #0]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f7ff fd69 	bl	8001a9c <fb_set_pixel>
		fb_set_pixel(X0 - y, Y0 + x, color);
 8001fca:	88ba      	ldrh	r2, [r7, #4]
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad0      	subs	r0, r2, r3
 8001fd0:	887a      	ldrh	r2, [r7, #2]
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	883a      	ldrh	r2, [r7, #0]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f7ff fd5f 	bl	8001a9c <fb_set_pixel>
		fb_set_pixel(X0 + y, Y0 - x, color);
 8001fde:	88ba      	ldrh	r2, [r7, #4]
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	18d0      	adds	r0, r2, r3
 8001fe4:	887a      	ldrh	r2, [r7, #2]
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	883a      	ldrh	r2, [r7, #0]
 8001fec:	4619      	mov	r1, r3
 8001fee:	f7ff fd55 	bl	8001a9c <fb_set_pixel>
		fb_set_pixel(X0 - y, Y0 - x, color);
 8001ff2:	88ba      	ldrh	r2, [r7, #4]
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad0      	subs	r0, r2, r3
 8001ff8:	887a      	ldrh	r2, [r7, #2]
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	883a      	ldrh	r2, [r7, #0]
 8002000:	4619      	mov	r1, r3
 8002002:	f7ff fd4b 	bl	8001a9c <fb_set_pixel>

		if(d < 0){
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	da06      	bge.n	800201a <framebuffer_draw_circle+0xe6>
			d+=4*x+6;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	3306      	adds	r3, #6
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	4413      	add	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	e00a      	b.n	8002030 <framebuffer_draw_circle+0xfc>
		}else{
			d+=4*(x-y)+10;
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	330a      	adds	r3, #10
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]
			y--;
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	3b01      	subs	r3, #1
 800202e:	613b      	str	r3, [r7, #16]
		}

		x++;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	3301      	adds	r3, #1
 8002034:	617b      	str	r3, [r7, #20]
	while(x<=y){
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	429a      	cmp	r2, r3
 800203c:	dd93      	ble.n	8001f66 <framebuffer_draw_circle+0x32>
	}
}
 800203e:	bf00      	nop
 8002040:	bf00      	nop
 8002042:	371c      	adds	r7, #28
 8002044:	46bd      	mov	sp, r7
 8002046:	bd90      	pop	{r4, r7, pc}

08002048 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002048:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002080 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800204c:	f7ff fc5e 	bl	800190c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002050:	480c      	ldr	r0, [pc, #48]	@ (8002084 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002052:	490d      	ldr	r1, [pc, #52]	@ (8002088 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002054:	4a0d      	ldr	r2, [pc, #52]	@ (800208c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002058:	e002      	b.n	8002060 <LoopCopyDataInit>

0800205a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800205c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800205e:	3304      	adds	r3, #4

08002060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002064:	d3f9      	bcc.n	800205a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002066:	4a0a      	ldr	r2, [pc, #40]	@ (8002090 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002068:	4c0a      	ldr	r4, [pc, #40]	@ (8002094 <LoopFillZerobss+0x22>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800206c:	e001      	b.n	8002072 <LoopFillZerobss>

0800206e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800206e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002070:	3204      	adds	r2, #4

08002072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002074:	d3fb      	bcc.n	800206e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002076:	f001 fdcd 	bl	8003c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800207a:	f7fe ff29 	bl	8000ed0 <main>
  bx  lr    
 800207e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002080:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002088:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800208c:	08016f68 	.word	0x08016f68
  ldr r2, =_sbss
 8002090:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002094:	2000a268 	.word	0x2000a268

08002098 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002098:	e7fe      	b.n	8002098 <ADC_IRQHandler>
	...

0800209c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020a0:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <HAL_Init+0x40>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a0d      	ldr	r2, [pc, #52]	@ (80020dc <HAL_Init+0x40>)
 80020a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020ac:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_Init+0x40>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <HAL_Init+0x40>)
 80020b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b8:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_Init+0x40>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a07      	ldr	r2, [pc, #28]	@ (80020dc <HAL_Init+0x40>)
 80020be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c4:	2003      	movs	r0, #3
 80020c6:	f000 f931 	bl	800232c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ca:	200f      	movs	r0, #15
 80020cc:	f000 f808 	bl	80020e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020d0:	f7ff fafe 	bl	80016d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40023c00 	.word	0x40023c00

080020e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e8:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <HAL_InitTick+0x54>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <HAL_InitTick+0x58>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	4619      	mov	r1, r3
 80020f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f93b 	bl	800237a <HAL_SYSTICK_Config>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e00e      	b.n	800212c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b0f      	cmp	r3, #15
 8002112:	d80a      	bhi.n	800212a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002114:	2200      	movs	r2, #0
 8002116:	6879      	ldr	r1, [r7, #4]
 8002118:	f04f 30ff 	mov.w	r0, #4294967295
 800211c:	f000 f911 	bl	8002342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002120:	4a06      	ldr	r2, [pc, #24]	@ (800213c <HAL_InitTick+0x5c>)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	e000      	b.n	800212c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000000 	.word	0x20000000
 8002138:	20000008 	.word	0x20000008
 800213c:	20000004 	.word	0x20000004

08002140 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_IncTick+0x20>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	461a      	mov	r2, r3
 800214a:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <HAL_IncTick+0x24>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4413      	add	r3, r2
 8002150:	4a04      	ldr	r2, [pc, #16]	@ (8002164 <HAL_IncTick+0x24>)
 8002152:	6013      	str	r3, [r2, #0]
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	20000008 	.word	0x20000008
 8002164:	2000a11c 	.word	0x2000a11c

08002168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return uwTick;
 800216c:	4b03      	ldr	r3, [pc, #12]	@ (800217c <HAL_GetTick+0x14>)
 800216e:	681b      	ldr	r3, [r3, #0]
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	2000a11c 	.word	0x2000a11c

08002180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002188:	f7ff ffee 	bl	8002168 <HAL_GetTick>
 800218c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002198:	d005      	beq.n	80021a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800219a:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <HAL_Delay+0x44>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	461a      	mov	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4413      	add	r3, r2
 80021a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021a6:	bf00      	nop
 80021a8:	f7ff ffde 	bl	8002168 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d8f7      	bhi.n	80021a8 <HAL_Delay+0x28>
  {
  }
}
 80021b8:	bf00      	nop
 80021ba:	bf00      	nop
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000008 	.word	0x20000008

080021c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021e4:	4013      	ands	r3, r2
 80021e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	60d3      	str	r3, [r2, #12]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <__NVIC_GetPriorityGrouping+0x18>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	0a1b      	lsrs	r3, r3, #8
 800221a:	f003 0307 	and.w	r3, r3, #7
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	6039      	str	r1, [r7, #0]
 8002236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	2b00      	cmp	r3, #0
 800223e:	db0a      	blt.n	8002256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	b2da      	uxtb	r2, r3
 8002244:	490c      	ldr	r1, [pc, #48]	@ (8002278 <__NVIC_SetPriority+0x4c>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	0112      	lsls	r2, r2, #4
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	440b      	add	r3, r1
 8002250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002254:	e00a      	b.n	800226c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	b2da      	uxtb	r2, r3
 800225a:	4908      	ldr	r1, [pc, #32]	@ (800227c <__NVIC_SetPriority+0x50>)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	3b04      	subs	r3, #4
 8002264:	0112      	lsls	r2, r2, #4
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	440b      	add	r3, r1
 800226a:	761a      	strb	r2, [r3, #24]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	@ 0x24
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f1c3 0307 	rsb	r3, r3, #7
 800229a:	2b04      	cmp	r3, #4
 800229c:	bf28      	it	cs
 800229e:	2304      	movcs	r3, #4
 80022a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3304      	adds	r3, #4
 80022a6:	2b06      	cmp	r3, #6
 80022a8:	d902      	bls.n	80022b0 <NVIC_EncodePriority+0x30>
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3b03      	subs	r3, #3
 80022ae:	e000      	b.n	80022b2 <NVIC_EncodePriority+0x32>
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b4:	f04f 32ff 	mov.w	r2, #4294967295
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43da      	mvns	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	401a      	ands	r2, r3
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c8:	f04f 31ff 	mov.w	r1, #4294967295
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	fa01 f303 	lsl.w	r3, r1, r3
 80022d2:	43d9      	mvns	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d8:	4313      	orrs	r3, r2
         );
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3724      	adds	r7, #36	@ 0x24
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022f8:	d301      	bcc.n	80022fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022fa:	2301      	movs	r3, #1
 80022fc:	e00f      	b.n	800231e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <SysTick_Config+0x40>)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3b01      	subs	r3, #1
 8002304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002306:	210f      	movs	r1, #15
 8002308:	f04f 30ff 	mov.w	r0, #4294967295
 800230c:	f7ff ff8e 	bl	800222c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002310:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <SysTick_Config+0x40>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002316:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <SysTick_Config+0x40>)
 8002318:	2207      	movs	r2, #7
 800231a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	e000e010 	.word	0xe000e010

0800232c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff ff47 	bl	80021c8 <__NVIC_SetPriorityGrouping>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002342:	b580      	push	{r7, lr}
 8002344:	b086      	sub	sp, #24
 8002346:	af00      	add	r7, sp, #0
 8002348:	4603      	mov	r3, r0
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
 800234e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002354:	f7ff ff5c 	bl	8002210 <__NVIC_GetPriorityGrouping>
 8002358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	6978      	ldr	r0, [r7, #20]
 8002360:	f7ff ff8e 	bl	8002280 <NVIC_EncodePriority>
 8002364:	4602      	mov	r2, r0
 8002366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236a:	4611      	mov	r1, r2
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff ff5d 	bl	800222c <__NVIC_SetPriority>
}
 8002372:	bf00      	nop
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff ffb0 	bl	80022e8 <SysTick_Config>
 8002388:	4603      	mov	r3, r0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	@ 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
 80023ae:	e159      	b.n	8002664 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023b0:	2201      	movs	r2, #1
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	f040 8148 	bne.w	800265e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d005      	beq.n	80023e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d130      	bne.n	8002448 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	2203      	movs	r2, #3
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4013      	ands	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800241c:	2201      	movs	r2, #1
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	f003 0201 	and.w	r2, r3, #1
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	2b03      	cmp	r3, #3
 8002452:	d017      	beq.n	8002484 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	2203      	movs	r2, #3
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d123      	bne.n	80024d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	08da      	lsrs	r2, r3, #3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3208      	adds	r2, #8
 8002498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	f003 0307 	and.w	r3, r3, #7
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	220f      	movs	r2, #15
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	691a      	ldr	r2, [r3, #16]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	08da      	lsrs	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3208      	adds	r2, #8
 80024d2:	69b9      	ldr	r1, [r7, #24]
 80024d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	2203      	movs	r2, #3
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 0203 	and.w	r2, r3, #3
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 80a2 	beq.w	800265e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	4b57      	ldr	r3, [pc, #348]	@ (800267c <HAL_GPIO_Init+0x2e8>)
 8002520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002522:	4a56      	ldr	r2, [pc, #344]	@ (800267c <HAL_GPIO_Init+0x2e8>)
 8002524:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002528:	6453      	str	r3, [r2, #68]	@ 0x44
 800252a:	4b54      	ldr	r3, [pc, #336]	@ (800267c <HAL_GPIO_Init+0x2e8>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002536:	4a52      	ldr	r2, [pc, #328]	@ (8002680 <HAL_GPIO_Init+0x2ec>)
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	089b      	lsrs	r3, r3, #2
 800253c:	3302      	adds	r3, #2
 800253e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002542:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	220f      	movs	r2, #15
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a49      	ldr	r2, [pc, #292]	@ (8002684 <HAL_GPIO_Init+0x2f0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d019      	beq.n	8002596 <HAL_GPIO_Init+0x202>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a48      	ldr	r2, [pc, #288]	@ (8002688 <HAL_GPIO_Init+0x2f4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d013      	beq.n	8002592 <HAL_GPIO_Init+0x1fe>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a47      	ldr	r2, [pc, #284]	@ (800268c <HAL_GPIO_Init+0x2f8>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d00d      	beq.n	800258e <HAL_GPIO_Init+0x1fa>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a46      	ldr	r2, [pc, #280]	@ (8002690 <HAL_GPIO_Init+0x2fc>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d007      	beq.n	800258a <HAL_GPIO_Init+0x1f6>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a45      	ldr	r2, [pc, #276]	@ (8002694 <HAL_GPIO_Init+0x300>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d101      	bne.n	8002586 <HAL_GPIO_Init+0x1f2>
 8002582:	2304      	movs	r3, #4
 8002584:	e008      	b.n	8002598 <HAL_GPIO_Init+0x204>
 8002586:	2307      	movs	r3, #7
 8002588:	e006      	b.n	8002598 <HAL_GPIO_Init+0x204>
 800258a:	2303      	movs	r3, #3
 800258c:	e004      	b.n	8002598 <HAL_GPIO_Init+0x204>
 800258e:	2302      	movs	r3, #2
 8002590:	e002      	b.n	8002598 <HAL_GPIO_Init+0x204>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <HAL_GPIO_Init+0x204>
 8002596:	2300      	movs	r3, #0
 8002598:	69fa      	ldr	r2, [r7, #28]
 800259a:	f002 0203 	and.w	r2, r2, #3
 800259e:	0092      	lsls	r2, r2, #2
 80025a0:	4093      	lsls	r3, r2
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025a8:	4935      	ldr	r1, [pc, #212]	@ (8002680 <HAL_GPIO_Init+0x2ec>)
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	089b      	lsrs	r3, r3, #2
 80025ae:	3302      	adds	r3, #2
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025b6:	4b38      	ldr	r3, [pc, #224]	@ (8002698 <HAL_GPIO_Init+0x304>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025da:	4a2f      	ldr	r2, [pc, #188]	@ (8002698 <HAL_GPIO_Init+0x304>)
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002698 <HAL_GPIO_Init+0x304>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	43db      	mvns	r3, r3
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4013      	ands	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002604:	4a24      	ldr	r2, [pc, #144]	@ (8002698 <HAL_GPIO_Init+0x304>)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800260a:	4b23      	ldr	r3, [pc, #140]	@ (8002698 <HAL_GPIO_Init+0x304>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	43db      	mvns	r3, r3
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	4013      	ands	r3, r2
 8002618:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800262e:	4a1a      	ldr	r2, [pc, #104]	@ (8002698 <HAL_GPIO_Init+0x304>)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002634:	4b18      	ldr	r3, [pc, #96]	@ (8002698 <HAL_GPIO_Init+0x304>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	43db      	mvns	r3, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	4313      	orrs	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002658:	4a0f      	ldr	r2, [pc, #60]	@ (8002698 <HAL_GPIO_Init+0x304>)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3301      	adds	r3, #1
 8002662:	61fb      	str	r3, [r7, #28]
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	2b0f      	cmp	r3, #15
 8002668:	f67f aea2 	bls.w	80023b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800266c:	bf00      	nop
 800266e:	bf00      	nop
 8002670:	3724      	adds	r7, #36	@ 0x24
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	40023800 	.word	0x40023800
 8002680:	40013800 	.word	0x40013800
 8002684:	40020000 	.word	0x40020000
 8002688:	40020400 	.word	0x40020400
 800268c:	40020800 	.word	0x40020800
 8002690:	40020c00 	.word	0x40020c00
 8002694:	40021000 	.word	0x40021000
 8002698:	40013c00 	.word	0x40013c00

0800269c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	807b      	strh	r3, [r7, #2]
 80026a8:	4613      	mov	r3, r2
 80026aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026ac:	787b      	ldrb	r3, [r7, #1]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026b2:	887a      	ldrh	r2, [r7, #2]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026b8:	e003      	b.n	80026c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026ba:	887b      	ldrh	r3, [r7, #2]
 80026bc:	041a      	lsls	r2, r3, #16
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	619a      	str	r2, [r3, #24]
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e267      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d075      	beq.n	80027da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80026ee:	4b88      	ldr	r3, [pc, #544]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	d00c      	beq.n	8002714 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026fa:	4b85      	ldr	r3, [pc, #532]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002702:	2b08      	cmp	r3, #8
 8002704:	d112      	bne.n	800272c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002706:	4b82      	ldr	r3, [pc, #520]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002712:	d10b      	bne.n	800272c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002714:	4b7e      	ldr	r3, [pc, #504]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d05b      	beq.n	80027d8 <HAL_RCC_OscConfig+0x108>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d157      	bne.n	80027d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e242      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002734:	d106      	bne.n	8002744 <HAL_RCC_OscConfig+0x74>
 8002736:	4b76      	ldr	r3, [pc, #472]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a75      	ldr	r2, [pc, #468]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800273c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002740:	6013      	str	r3, [r2, #0]
 8002742:	e01d      	b.n	8002780 <HAL_RCC_OscConfig+0xb0>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800274c:	d10c      	bne.n	8002768 <HAL_RCC_OscConfig+0x98>
 800274e:	4b70      	ldr	r3, [pc, #448]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a6f      	ldr	r2, [pc, #444]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002754:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	4b6d      	ldr	r3, [pc, #436]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a6c      	ldr	r2, [pc, #432]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002764:	6013      	str	r3, [r2, #0]
 8002766:	e00b      	b.n	8002780 <HAL_RCC_OscConfig+0xb0>
 8002768:	4b69      	ldr	r3, [pc, #420]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a68      	ldr	r2, [pc, #416]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800276e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002772:	6013      	str	r3, [r2, #0]
 8002774:	4b66      	ldr	r3, [pc, #408]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a65      	ldr	r2, [pc, #404]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800277a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800277e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d013      	beq.n	80027b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002788:	f7ff fcee 	bl	8002168 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002790:	f7ff fcea 	bl	8002168 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b64      	cmp	r3, #100	@ 0x64
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e207      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d0f0      	beq.n	8002790 <HAL_RCC_OscConfig+0xc0>
 80027ae:	e014      	b.n	80027da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b0:	f7ff fcda 	bl	8002168 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b8:	f7ff fcd6 	bl	8002168 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b64      	cmp	r3, #100	@ 0x64
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e1f3      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ca:	4b51      	ldr	r3, [pc, #324]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1f0      	bne.n	80027b8 <HAL_RCC_OscConfig+0xe8>
 80027d6:	e000      	b.n	80027da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d063      	beq.n	80028ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80027e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 030c 	and.w	r3, r3, #12
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00b      	beq.n	800280a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027f2:	4b47      	ldr	r3, [pc, #284]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80027fa:	2b08      	cmp	r3, #8
 80027fc:	d11c      	bne.n	8002838 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027fe:	4b44      	ldr	r3, [pc, #272]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d116      	bne.n	8002838 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800280a:	4b41      	ldr	r3, [pc, #260]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d005      	beq.n	8002822 <HAL_RCC_OscConfig+0x152>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d001      	beq.n	8002822 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e1c7      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002822:	4b3b      	ldr	r3, [pc, #236]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	4937      	ldr	r1, [pc, #220]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002832:	4313      	orrs	r3, r2
 8002834:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002836:	e03a      	b.n	80028ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d020      	beq.n	8002882 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002840:	4b34      	ldr	r3, [pc, #208]	@ (8002914 <HAL_RCC_OscConfig+0x244>)
 8002842:	2201      	movs	r2, #1
 8002844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002846:	f7ff fc8f 	bl	8002168 <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284e:	f7ff fc8b 	bl	8002168 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e1a8      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002860:	4b2b      	ldr	r3, [pc, #172]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0f0      	beq.n	800284e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800286c:	4b28      	ldr	r3, [pc, #160]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	4925      	ldr	r1, [pc, #148]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 800287c:	4313      	orrs	r3, r2
 800287e:	600b      	str	r3, [r1, #0]
 8002880:	e015      	b.n	80028ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002882:	4b24      	ldr	r3, [pc, #144]	@ (8002914 <HAL_RCC_OscConfig+0x244>)
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7ff fc6e 	bl	8002168 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7ff fc6a 	bl	8002168 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e187      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f0      	bne.n	8002890 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0308 	and.w	r3, r3, #8
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d036      	beq.n	8002928 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d016      	beq.n	80028f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c2:	4b15      	ldr	r3, [pc, #84]	@ (8002918 <HAL_RCC_OscConfig+0x248>)
 80028c4:	2201      	movs	r2, #1
 80028c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c8:	f7ff fc4e 	bl	8002168 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d0:	f7ff fc4a 	bl	8002168 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e167      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_RCC_OscConfig+0x240>)
 80028e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0x200>
 80028ee:	e01b      	b.n	8002928 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028f0:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <HAL_RCC_OscConfig+0x248>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028f6:	f7ff fc37 	bl	8002168 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028fc:	e00e      	b.n	800291c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028fe:	f7ff fc33 	bl	8002168 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d907      	bls.n	800291c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e150      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
 8002910:	40023800 	.word	0x40023800
 8002914:	42470000 	.word	0x42470000
 8002918:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800291c:	4b88      	ldr	r3, [pc, #544]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 800291e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1ea      	bne.n	80028fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0304 	and.w	r3, r3, #4
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 8097 	beq.w	8002a64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002936:	2300      	movs	r3, #0
 8002938:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800293a:	4b81      	ldr	r3, [pc, #516]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d10f      	bne.n	8002966 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	4b7d      	ldr	r3, [pc, #500]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	4a7c      	ldr	r2, [pc, #496]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002954:	6413      	str	r3, [r2, #64]	@ 0x40
 8002956:	4b7a      	ldr	r3, [pc, #488]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002962:	2301      	movs	r3, #1
 8002964:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002966:	4b77      	ldr	r3, [pc, #476]	@ (8002b44 <HAL_RCC_OscConfig+0x474>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d118      	bne.n	80029a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002972:	4b74      	ldr	r3, [pc, #464]	@ (8002b44 <HAL_RCC_OscConfig+0x474>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a73      	ldr	r2, [pc, #460]	@ (8002b44 <HAL_RCC_OscConfig+0x474>)
 8002978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800297c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800297e:	f7ff fbf3 	bl	8002168 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002986:	f7ff fbef 	bl	8002168 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e10c      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002998:	4b6a      	ldr	r3, [pc, #424]	@ (8002b44 <HAL_RCC_OscConfig+0x474>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d106      	bne.n	80029ba <HAL_RCC_OscConfig+0x2ea>
 80029ac:	4b64      	ldr	r3, [pc, #400]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b0:	4a63      	ldr	r2, [pc, #396]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80029b8:	e01c      	b.n	80029f4 <HAL_RCC_OscConfig+0x324>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b05      	cmp	r3, #5
 80029c0:	d10c      	bne.n	80029dc <HAL_RCC_OscConfig+0x30c>
 80029c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029c8:	f043 0304 	orr.w	r3, r3, #4
 80029cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029da:	e00b      	b.n	80029f4 <HAL_RCC_OscConfig+0x324>
 80029dc:	4b58      	ldr	r3, [pc, #352]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e0:	4a57      	ldr	r2, [pc, #348]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029e2:	f023 0301 	bic.w	r3, r3, #1
 80029e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e8:	4b55      	ldr	r3, [pc, #340]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ec:	4a54      	ldr	r2, [pc, #336]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 80029ee:	f023 0304 	bic.w	r3, r3, #4
 80029f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d015      	beq.n	8002a28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fc:	f7ff fbb4 	bl	8002168 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a04:	f7ff fbb0 	bl	8002168 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e0cb      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a1a:	4b49      	ldr	r3, [pc, #292]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0ee      	beq.n	8002a04 <HAL_RCC_OscConfig+0x334>
 8002a26:	e014      	b.n	8002a52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a28:	f7ff fb9e 	bl	8002168 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a2e:	e00a      	b.n	8002a46 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a30:	f7ff fb9a 	bl	8002168 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e0b5      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a46:	4b3e      	ldr	r3, [pc, #248]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1ee      	bne.n	8002a30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a52:	7dfb      	ldrb	r3, [r7, #23]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d105      	bne.n	8002a64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a58:	4b39      	ldr	r3, [pc, #228]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5c:	4a38      	ldr	r2, [pc, #224]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002a5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80a1 	beq.w	8002bb0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a6e:	4b34      	ldr	r3, [pc, #208]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 030c 	and.w	r3, r3, #12
 8002a76:	2b08      	cmp	r3, #8
 8002a78:	d05c      	beq.n	8002b34 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d141      	bne.n	8002b06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a82:	4b31      	ldr	r3, [pc, #196]	@ (8002b48 <HAL_RCC_OscConfig+0x478>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a88:	f7ff fb6e 	bl	8002168 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a90:	f7ff fb6a 	bl	8002168 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e087      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa2:	4b27      	ldr	r3, [pc, #156]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f0      	bne.n	8002a90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69da      	ldr	r2, [r3, #28]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	019b      	lsls	r3, r3, #6
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac4:	085b      	lsrs	r3, r3, #1
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	041b      	lsls	r3, r3, #16
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad0:	061b      	lsls	r3, r3, #24
 8002ad2:	491b      	ldr	r1, [pc, #108]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_RCC_OscConfig+0x478>)
 8002ada:	2201      	movs	r2, #1
 8002adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ade:	f7ff fb43 	bl	8002168 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae6:	f7ff fb3f 	bl	8002168 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e05c      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af8:	4b11      	ldr	r3, [pc, #68]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d0f0      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x416>
 8002b04:	e054      	b.n	8002bb0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b06:	4b10      	ldr	r3, [pc, #64]	@ (8002b48 <HAL_RCC_OscConfig+0x478>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0c:	f7ff fb2c 	bl	8002168 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b14:	f7ff fb28 	bl	8002168 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e045      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b26:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <HAL_RCC_OscConfig+0x470>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_OscConfig+0x444>
 8002b32:	e03d      	b.n	8002bb0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d107      	bne.n	8002b4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e038      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40007000 	.word	0x40007000
 8002b48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <HAL_RCC_OscConfig+0x4ec>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d028      	beq.n	8002bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d121      	bne.n	8002bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d11a      	bne.n	8002bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d111      	bne.n	8002bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b92:	085b      	lsrs	r3, r3, #1
 8002b94:	3b01      	subs	r3, #1
 8002b96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d107      	bne.n	8002bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e000      	b.n	8002bb2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023800 	.word	0x40023800

08002bc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0cc      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bd4:	4b68      	ldr	r3, [pc, #416]	@ (8002d78 <HAL_RCC_ClockConfig+0x1b8>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d90c      	bls.n	8002bfc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be2:	4b65      	ldr	r3, [pc, #404]	@ (8002d78 <HAL_RCC_ClockConfig+0x1b8>)
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	b2d2      	uxtb	r2, r2
 8002be8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bea:	4b63      	ldr	r3, [pc, #396]	@ (8002d78 <HAL_RCC_ClockConfig+0x1b8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0b8      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d020      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c14:	4b59      	ldr	r3, [pc, #356]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	4a58      	ldr	r2, [pc, #352]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d005      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c2c:	4b53      	ldr	r3, [pc, #332]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	4a52      	ldr	r2, [pc, #328]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c38:	4b50      	ldr	r3, [pc, #320]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	494d      	ldr	r1, [pc, #308]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d044      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d107      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c5e:	4b47      	ldr	r3, [pc, #284]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d119      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e07f      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d003      	beq.n	8002c7e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d107      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d109      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e06f      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e067      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c9e:	4b37      	ldr	r3, [pc, #220]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f023 0203 	bic.w	r2, r3, #3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	4934      	ldr	r1, [pc, #208]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cb0:	f7ff fa5a 	bl	8002168 <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb6:	e00a      	b.n	8002cce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb8:	f7ff fa56 	bl	8002168 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e04f      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cce:	4b2b      	ldr	r3, [pc, #172]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 020c 	and.w	r2, r3, #12
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d1eb      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ce0:	4b25      	ldr	r3, [pc, #148]	@ (8002d78 <HAL_RCC_ClockConfig+0x1b8>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d20c      	bcs.n	8002d08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cee:	4b22      	ldr	r3, [pc, #136]	@ (8002d78 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf6:	4b20      	ldr	r3, [pc, #128]	@ (8002d78 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d001      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e032      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d14:	4b19      	ldr	r3, [pc, #100]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	4916      	ldr	r1, [pc, #88]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d009      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d32:	4b12      	ldr	r3, [pc, #72]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	490e      	ldr	r1, [pc, #56]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d46:	f000 f821 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	091b      	lsrs	r3, r3, #4
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	490a      	ldr	r1, [pc, #40]	@ (8002d80 <HAL_RCC_ClockConfig+0x1c0>)
 8002d58:	5ccb      	ldrb	r3, [r1, r3]
 8002d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5e:	4a09      	ldr	r2, [pc, #36]	@ (8002d84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d62:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff f9ba 	bl	80020e0 <HAL_InitTick>

  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40023c00 	.word	0x40023c00
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	0801595c 	.word	0x0801595c
 8002d84:	20000000 	.word	0x20000000
 8002d88:	20000004 	.word	0x20000004

08002d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d90:	b090      	sub	sp, #64	@ 0x40
 8002d92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002da4:	4b59      	ldr	r3, [pc, #356]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 030c 	and.w	r3, r3, #12
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d00d      	beq.n	8002dcc <HAL_RCC_GetSysClockFreq+0x40>
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	f200 80a1 	bhi.w	8002ef8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d002      	beq.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	d003      	beq.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dbe:	e09b      	b.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dc0:	4b53      	ldr	r3, [pc, #332]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x184>)
 8002dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dc4:	e09b      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dc6:	4b53      	ldr	r3, [pc, #332]	@ (8002f14 <HAL_RCC_GetSysClockFreq+0x188>)
 8002dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dca:	e098      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dcc:	4b4f      	ldr	r3, [pc, #316]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dd4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dd6:	4b4d      	ldr	r3, [pc, #308]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d028      	beq.n	8002e34 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de2:	4b4a      	ldr	r3, [pc, #296]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	099b      	lsrs	r3, r3, #6
 8002de8:	2200      	movs	r2, #0
 8002dea:	623b      	str	r3, [r7, #32]
 8002dec:	627a      	str	r2, [r7, #36]	@ 0x24
 8002dee:	6a3b      	ldr	r3, [r7, #32]
 8002df0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002df4:	2100      	movs	r1, #0
 8002df6:	4b47      	ldr	r3, [pc, #284]	@ (8002f14 <HAL_RCC_GetSysClockFreq+0x188>)
 8002df8:	fb03 f201 	mul.w	r2, r3, r1
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	fb00 f303 	mul.w	r3, r0, r3
 8002e02:	4413      	add	r3, r2
 8002e04:	4a43      	ldr	r2, [pc, #268]	@ (8002f14 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e06:	fba0 1202 	umull	r1, r2, r0, r2
 8002e0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e0c:	460a      	mov	r2, r1
 8002e0e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e12:	4413      	add	r3, r2
 8002e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e18:	2200      	movs	r2, #0
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	61fa      	str	r2, [r7, #28]
 8002e1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e26:	f7fd febb 	bl	8000ba0 <__aeabi_uldivmod>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4613      	mov	r3, r2
 8002e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e32:	e053      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e34:	4b35      	ldr	r3, [pc, #212]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	099b      	lsrs	r3, r3, #6
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	617a      	str	r2, [r7, #20]
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e46:	f04f 0b00 	mov.w	fp, #0
 8002e4a:	4652      	mov	r2, sl
 8002e4c:	465b      	mov	r3, fp
 8002e4e:	f04f 0000 	mov.w	r0, #0
 8002e52:	f04f 0100 	mov.w	r1, #0
 8002e56:	0159      	lsls	r1, r3, #5
 8002e58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e5c:	0150      	lsls	r0, r2, #5
 8002e5e:	4602      	mov	r2, r0
 8002e60:	460b      	mov	r3, r1
 8002e62:	ebb2 080a 	subs.w	r8, r2, sl
 8002e66:	eb63 090b 	sbc.w	r9, r3, fp
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e76:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e7a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e7e:	ebb2 0408 	subs.w	r4, r2, r8
 8002e82:	eb63 0509 	sbc.w	r5, r3, r9
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	00eb      	lsls	r3, r5, #3
 8002e90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e94:	00e2      	lsls	r2, r4, #3
 8002e96:	4614      	mov	r4, r2
 8002e98:	461d      	mov	r5, r3
 8002e9a:	eb14 030a 	adds.w	r3, r4, sl
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	eb45 030b 	adc.w	r3, r5, fp
 8002ea4:	607b      	str	r3, [r7, #4]
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f04f 0300 	mov.w	r3, #0
 8002eae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	028b      	lsls	r3, r1, #10
 8002eb6:	4621      	mov	r1, r4
 8002eb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ebc:	4621      	mov	r1, r4
 8002ebe:	028a      	lsls	r2, r1, #10
 8002ec0:	4610      	mov	r0, r2
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	60fa      	str	r2, [r7, #12]
 8002ecc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ed0:	f7fd fe66 	bl	8000ba0 <__aeabi_uldivmod>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4613      	mov	r3, r2
 8002eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002edc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	0c1b      	lsrs	r3, r3, #16
 8002ee2:	f003 0303 	and.w	r3, r3, #3
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002eec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ef6:	e002      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ef8:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x184>)
 8002efa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3740      	adds	r7, #64	@ 0x40
 8002f04:	46bd      	mov	sp, r7
 8002f06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	00f42400 	.word	0x00f42400
 8002f14:	017d7840 	.word	0x017d7840

08002f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f1c:	4b03      	ldr	r3, [pc, #12]	@ (8002f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	20000000 	.word	0x20000000

08002f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f34:	f7ff fff0 	bl	8002f18 <HAL_RCC_GetHCLKFreq>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	4b05      	ldr	r3, [pc, #20]	@ (8002f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	0a9b      	lsrs	r3, r3, #10
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	4903      	ldr	r1, [pc, #12]	@ (8002f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f46:	5ccb      	ldrb	r3, [r1, r3]
 8002f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40023800 	.word	0x40023800
 8002f54:	0801596c 	.word	0x0801596c

08002f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f5c:	f7ff ffdc 	bl	8002f18 <HAL_RCC_GetHCLKFreq>
 8002f60:	4602      	mov	r2, r0
 8002f62:	4b05      	ldr	r3, [pc, #20]	@ (8002f78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	0b5b      	lsrs	r3, r3, #13
 8002f68:	f003 0307 	and.w	r3, r3, #7
 8002f6c:	4903      	ldr	r1, [pc, #12]	@ (8002f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f6e:	5ccb      	ldrb	r3, [r1, r3]
 8002f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	0801596c 	.word	0x0801596c

08002f80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e07b      	b.n	800308a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d108      	bne.n	8002fac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fa2:	d009      	beq.n	8002fb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	61da      	str	r2, [r3, #28]
 8002faa:	e005      	b.n	8002fb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d106      	bne.n	8002fd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f7fe fba4 	bl	8001720 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2202      	movs	r2, #2
 8002fdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003000:	431a      	orrs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800300a:	431a      	orrs	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	431a      	orrs	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003028:	431a      	orrs	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69db      	ldr	r3, [r3, #28]
 800302e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800303c:	ea42 0103 	orr.w	r1, r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003044:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	430a      	orrs	r2, r1
 800304e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	0c1b      	lsrs	r3, r3, #16
 8003056:	f003 0104 	and.w	r1, r3, #4
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305e:	f003 0210 	and.w	r2, r3, #16
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003078:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b088      	sub	sp, #32
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	603b      	str	r3, [r7, #0]
 800309e:	4613      	mov	r3, r2
 80030a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030a2:	f7ff f861 	bl	8002168 <HAL_GetTick>
 80030a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80030a8:	88fb      	ldrh	r3, [r7, #6]
 80030aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d001      	beq.n	80030bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80030b8:	2302      	movs	r3, #2
 80030ba:	e12a      	b.n	8003312 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d002      	beq.n	80030c8 <HAL_SPI_Transmit+0x36>
 80030c2:	88fb      	ldrh	r3, [r7, #6]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e122      	b.n	8003312 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d101      	bne.n	80030da <HAL_SPI_Transmit+0x48>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e11b      	b.n	8003312 <HAL_SPI_Transmit+0x280>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2203      	movs	r2, #3
 80030e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	68ba      	ldr	r2, [r7, #8]
 80030f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	88fa      	ldrh	r2, [r7, #6]
 80030fa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	88fa      	ldrh	r2, [r7, #6]
 8003100:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003128:	d10f      	bne.n	800314a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003138:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003148:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003154:	2b40      	cmp	r3, #64	@ 0x40
 8003156:	d007      	beq.n	8003168 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003166:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003170:	d152      	bne.n	8003218 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <HAL_SPI_Transmit+0xee>
 800317a:	8b7b      	ldrh	r3, [r7, #26]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d145      	bne.n	800320c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003184:	881a      	ldrh	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003190:	1c9a      	adds	r2, r3, #2
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800319a:	b29b      	uxth	r3, r3
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80031a4:	e032      	b.n	800320c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d112      	bne.n	80031da <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b8:	881a      	ldrh	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c4:	1c9a      	adds	r2, r3, #2
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80031d8:	e018      	b.n	800320c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031da:	f7fe ffc5 	bl	8002168 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	683a      	ldr	r2, [r7, #0]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d803      	bhi.n	80031f2 <HAL_SPI_Transmit+0x160>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f0:	d102      	bne.n	80031f8 <HAL_SPI_Transmit+0x166>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d109      	bne.n	800320c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e082      	b.n	8003312 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003210:	b29b      	uxth	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1c7      	bne.n	80031a6 <HAL_SPI_Transmit+0x114>
 8003216:	e053      	b.n	80032c0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d002      	beq.n	8003226 <HAL_SPI_Transmit+0x194>
 8003220:	8b7b      	ldrh	r3, [r7, #26]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d147      	bne.n	80032b6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	330c      	adds	r3, #12
 8003230:	7812      	ldrb	r2, [r2, #0]
 8003232:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003238:	1c5a      	adds	r2, r3, #1
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800324c:	e033      	b.n	80032b6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b02      	cmp	r3, #2
 800325a:	d113      	bne.n	8003284 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	330c      	adds	r3, #12
 8003266:	7812      	ldrb	r2, [r2, #0]
 8003268:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003278:	b29b      	uxth	r3, r3
 800327a:	3b01      	subs	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003282:	e018      	b.n	80032b6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003284:	f7fe ff70 	bl	8002168 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	429a      	cmp	r2, r3
 8003292:	d803      	bhi.n	800329c <HAL_SPI_Transmit+0x20a>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329a:	d102      	bne.n	80032a2 <HAL_SPI_Transmit+0x210>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d109      	bne.n	80032b6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e02d      	b.n	8003312 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1c6      	bne.n	800324e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032c0:	69fa      	ldr	r2, [r7, #28]
 80032c2:	6839      	ldr	r1, [r7, #0]
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f000 f8b1 	bl	800342c <SPI_EndRxTxTransaction>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2220      	movs	r2, #32
 80032d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10a      	bne.n	80032f4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003310:	2300      	movs	r3, #0
  }
}
 8003312:	4618      	mov	r0, r3
 8003314:	3720      	adds	r7, #32
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	603b      	str	r3, [r7, #0]
 8003328:	4613      	mov	r3, r2
 800332a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800332c:	f7fe ff1c 	bl	8002168 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	4413      	add	r3, r2
 800333a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800333c:	f7fe ff14 	bl	8002168 <HAL_GetTick>
 8003340:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003342:	4b39      	ldr	r3, [pc, #228]	@ (8003428 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	015b      	lsls	r3, r3, #5
 8003348:	0d1b      	lsrs	r3, r3, #20
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	fb02 f303 	mul.w	r3, r2, r3
 8003350:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003352:	e055      	b.n	8003400 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335a:	d051      	beq.n	8003400 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800335c:	f7fe ff04 	bl	8002168 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	69fa      	ldr	r2, [r7, #28]
 8003368:	429a      	cmp	r2, r3
 800336a:	d902      	bls.n	8003372 <SPI_WaitFlagStateUntilTimeout+0x56>
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d13d      	bne.n	80033ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003380:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800338a:	d111      	bne.n	80033b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003394:	d004      	beq.n	80033a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800339e:	d107      	bne.n	80033b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033b8:	d10f      	bne.n	80033da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e018      	b.n	8003420 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d102      	bne.n	80033fa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61fb      	str	r3, [r7, #28]
 80033f8:	e002      	b.n	8003400 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3b01      	subs	r3, #1
 80033fe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	4013      	ands	r3, r2
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	429a      	cmp	r2, r3
 800340e:	bf0c      	ite	eq
 8003410:	2301      	moveq	r3, #1
 8003412:	2300      	movne	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	461a      	mov	r2, r3
 8003418:	79fb      	ldrb	r3, [r7, #7]
 800341a:	429a      	cmp	r2, r3
 800341c:	d19a      	bne.n	8003354 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3720      	adds	r7, #32
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000000 	.word	0x20000000

0800342c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2201      	movs	r2, #1
 8003440:	2102      	movs	r1, #2
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f7ff ff6a 	bl	800331c <SPI_WaitFlagStateUntilTimeout>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003452:	f043 0220 	orr.w	r2, r3, #32
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e032      	b.n	80034c4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800345e:	4b1b      	ldr	r3, [pc, #108]	@ (80034cc <SPI_EndRxTxTransaction+0xa0>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a1b      	ldr	r2, [pc, #108]	@ (80034d0 <SPI_EndRxTxTransaction+0xa4>)
 8003464:	fba2 2303 	umull	r2, r3, r2, r3
 8003468:	0d5b      	lsrs	r3, r3, #21
 800346a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800346e:	fb02 f303 	mul.w	r3, r2, r3
 8003472:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800347c:	d112      	bne.n	80034a4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	2200      	movs	r2, #0
 8003486:	2180      	movs	r1, #128	@ 0x80
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f7ff ff47 	bl	800331c <SPI_WaitFlagStateUntilTimeout>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d016      	beq.n	80034c2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003498:	f043 0220 	orr.w	r2, r3, #32
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e00f      	b.n	80034c4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00a      	beq.n	80034c0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ba:	2b80      	cmp	r3, #128	@ 0x80
 80034bc:	d0f2      	beq.n	80034a4 <SPI_EndRxTxTransaction+0x78>
 80034be:	e000      	b.n	80034c2 <SPI_EndRxTxTransaction+0x96>
        break;
 80034c0:	bf00      	nop
  }

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3718      	adds	r7, #24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	20000000 	.word	0x20000000
 80034d0:	165e9f81 	.word	0x165e9f81

080034d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e042      	b.n	800356c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d106      	bne.n	8003500 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7fe f958 	bl	80017b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2224      	movs	r2, #36	@ 0x24
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003516:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f82b 	bl	8003574 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	691a      	ldr	r2, [r3, #16]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800352c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695a      	ldr	r2, [r3, #20]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800353c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800354c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2220      	movs	r2, #32
 8003560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003578:	b0c0      	sub	sp, #256	@ 0x100
 800357a:	af00      	add	r7, sp, #0
 800357c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800358c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003590:	68d9      	ldr	r1, [r3, #12]
 8003592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	ea40 0301 	orr.w	r3, r0, r1
 800359c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800359e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	431a      	orrs	r2, r3
 80035ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	431a      	orrs	r2, r3
 80035b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80035cc:	f021 010c 	bic.w	r1, r1, #12
 80035d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035da:	430b      	orrs	r3, r1
 80035dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ee:	6999      	ldr	r1, [r3, #24]
 80035f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	ea40 0301 	orr.w	r3, r0, r1
 80035fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	4b8f      	ldr	r3, [pc, #572]	@ (8003840 <UART_SetConfig+0x2cc>)
 8003604:	429a      	cmp	r2, r3
 8003606:	d005      	beq.n	8003614 <UART_SetConfig+0xa0>
 8003608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	4b8d      	ldr	r3, [pc, #564]	@ (8003844 <UART_SetConfig+0x2d0>)
 8003610:	429a      	cmp	r2, r3
 8003612:	d104      	bne.n	800361e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003614:	f7ff fca0 	bl	8002f58 <HAL_RCC_GetPCLK2Freq>
 8003618:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800361c:	e003      	b.n	8003626 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800361e:	f7ff fc87 	bl	8002f30 <HAL_RCC_GetPCLK1Freq>
 8003622:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003630:	f040 810c 	bne.w	800384c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003634:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003638:	2200      	movs	r2, #0
 800363a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800363e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003642:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003646:	4622      	mov	r2, r4
 8003648:	462b      	mov	r3, r5
 800364a:	1891      	adds	r1, r2, r2
 800364c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800364e:	415b      	adcs	r3, r3
 8003650:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003652:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003656:	4621      	mov	r1, r4
 8003658:	eb12 0801 	adds.w	r8, r2, r1
 800365c:	4629      	mov	r1, r5
 800365e:	eb43 0901 	adc.w	r9, r3, r1
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800366e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003672:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003676:	4690      	mov	r8, r2
 8003678:	4699      	mov	r9, r3
 800367a:	4623      	mov	r3, r4
 800367c:	eb18 0303 	adds.w	r3, r8, r3
 8003680:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003684:	462b      	mov	r3, r5
 8003686:	eb49 0303 	adc.w	r3, r9, r3
 800368a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800368e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800369a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800369e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80036a2:	460b      	mov	r3, r1
 80036a4:	18db      	adds	r3, r3, r3
 80036a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80036a8:	4613      	mov	r3, r2
 80036aa:	eb42 0303 	adc.w	r3, r2, r3
 80036ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80036b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80036b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80036b8:	f7fd fa72 	bl	8000ba0 <__aeabi_uldivmod>
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	4b61      	ldr	r3, [pc, #388]	@ (8003848 <UART_SetConfig+0x2d4>)
 80036c2:	fba3 2302 	umull	r2, r3, r3, r2
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	011c      	lsls	r4, r3, #4
 80036ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ce:	2200      	movs	r2, #0
 80036d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80036d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80036dc:	4642      	mov	r2, r8
 80036de:	464b      	mov	r3, r9
 80036e0:	1891      	adds	r1, r2, r2
 80036e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80036e4:	415b      	adcs	r3, r3
 80036e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036ec:	4641      	mov	r1, r8
 80036ee:	eb12 0a01 	adds.w	sl, r2, r1
 80036f2:	4649      	mov	r1, r9
 80036f4:	eb43 0b01 	adc.w	fp, r3, r1
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003704:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003708:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800370c:	4692      	mov	sl, r2
 800370e:	469b      	mov	fp, r3
 8003710:	4643      	mov	r3, r8
 8003712:	eb1a 0303 	adds.w	r3, sl, r3
 8003716:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800371a:	464b      	mov	r3, r9
 800371c:	eb4b 0303 	adc.w	r3, fp, r3
 8003720:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003730:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003734:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003738:	460b      	mov	r3, r1
 800373a:	18db      	adds	r3, r3, r3
 800373c:	643b      	str	r3, [r7, #64]	@ 0x40
 800373e:	4613      	mov	r3, r2
 8003740:	eb42 0303 	adc.w	r3, r2, r3
 8003744:	647b      	str	r3, [r7, #68]	@ 0x44
 8003746:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800374a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800374e:	f7fd fa27 	bl	8000ba0 <__aeabi_uldivmod>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	4611      	mov	r1, r2
 8003758:	4b3b      	ldr	r3, [pc, #236]	@ (8003848 <UART_SetConfig+0x2d4>)
 800375a:	fba3 2301 	umull	r2, r3, r3, r1
 800375e:	095b      	lsrs	r3, r3, #5
 8003760:	2264      	movs	r2, #100	@ 0x64
 8003762:	fb02 f303 	mul.w	r3, r2, r3
 8003766:	1acb      	subs	r3, r1, r3
 8003768:	00db      	lsls	r3, r3, #3
 800376a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800376e:	4b36      	ldr	r3, [pc, #216]	@ (8003848 <UART_SetConfig+0x2d4>)
 8003770:	fba3 2302 	umull	r2, r3, r3, r2
 8003774:	095b      	lsrs	r3, r3, #5
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800377c:	441c      	add	r4, r3
 800377e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003782:	2200      	movs	r2, #0
 8003784:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003788:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800378c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003790:	4642      	mov	r2, r8
 8003792:	464b      	mov	r3, r9
 8003794:	1891      	adds	r1, r2, r2
 8003796:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003798:	415b      	adcs	r3, r3
 800379a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800379c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80037a0:	4641      	mov	r1, r8
 80037a2:	1851      	adds	r1, r2, r1
 80037a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80037a6:	4649      	mov	r1, r9
 80037a8:	414b      	adcs	r3, r1
 80037aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80037b8:	4659      	mov	r1, fp
 80037ba:	00cb      	lsls	r3, r1, #3
 80037bc:	4651      	mov	r1, sl
 80037be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037c2:	4651      	mov	r1, sl
 80037c4:	00ca      	lsls	r2, r1, #3
 80037c6:	4610      	mov	r0, r2
 80037c8:	4619      	mov	r1, r3
 80037ca:	4603      	mov	r3, r0
 80037cc:	4642      	mov	r2, r8
 80037ce:	189b      	adds	r3, r3, r2
 80037d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037d4:	464b      	mov	r3, r9
 80037d6:	460a      	mov	r2, r1
 80037d8:	eb42 0303 	adc.w	r3, r2, r3
 80037dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037f4:	460b      	mov	r3, r1
 80037f6:	18db      	adds	r3, r3, r3
 80037f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037fa:	4613      	mov	r3, r2
 80037fc:	eb42 0303 	adc.w	r3, r2, r3
 8003800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003802:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003806:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800380a:	f7fd f9c9 	bl	8000ba0 <__aeabi_uldivmod>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	4b0d      	ldr	r3, [pc, #52]	@ (8003848 <UART_SetConfig+0x2d4>)
 8003814:	fba3 1302 	umull	r1, r3, r3, r2
 8003818:	095b      	lsrs	r3, r3, #5
 800381a:	2164      	movs	r1, #100	@ 0x64
 800381c:	fb01 f303 	mul.w	r3, r1, r3
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	3332      	adds	r3, #50	@ 0x32
 8003826:	4a08      	ldr	r2, [pc, #32]	@ (8003848 <UART_SetConfig+0x2d4>)
 8003828:	fba2 2303 	umull	r2, r3, r2, r3
 800382c:	095b      	lsrs	r3, r3, #5
 800382e:	f003 0207 	and.w	r2, r3, #7
 8003832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4422      	add	r2, r4
 800383a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800383c:	e106      	b.n	8003a4c <UART_SetConfig+0x4d8>
 800383e:	bf00      	nop
 8003840:	40011000 	.word	0x40011000
 8003844:	40011400 	.word	0x40011400
 8003848:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800384c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003850:	2200      	movs	r2, #0
 8003852:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003856:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800385a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800385e:	4642      	mov	r2, r8
 8003860:	464b      	mov	r3, r9
 8003862:	1891      	adds	r1, r2, r2
 8003864:	6239      	str	r1, [r7, #32]
 8003866:	415b      	adcs	r3, r3
 8003868:	627b      	str	r3, [r7, #36]	@ 0x24
 800386a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800386e:	4641      	mov	r1, r8
 8003870:	1854      	adds	r4, r2, r1
 8003872:	4649      	mov	r1, r9
 8003874:	eb43 0501 	adc.w	r5, r3, r1
 8003878:	f04f 0200 	mov.w	r2, #0
 800387c:	f04f 0300 	mov.w	r3, #0
 8003880:	00eb      	lsls	r3, r5, #3
 8003882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003886:	00e2      	lsls	r2, r4, #3
 8003888:	4614      	mov	r4, r2
 800388a:	461d      	mov	r5, r3
 800388c:	4643      	mov	r3, r8
 800388e:	18e3      	adds	r3, r4, r3
 8003890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003894:	464b      	mov	r3, r9
 8003896:	eb45 0303 	adc.w	r3, r5, r3
 800389a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800389e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038ba:	4629      	mov	r1, r5
 80038bc:	008b      	lsls	r3, r1, #2
 80038be:	4621      	mov	r1, r4
 80038c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038c4:	4621      	mov	r1, r4
 80038c6:	008a      	lsls	r2, r1, #2
 80038c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80038cc:	f7fd f968 	bl	8000ba0 <__aeabi_uldivmod>
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	4b60      	ldr	r3, [pc, #384]	@ (8003a58 <UART_SetConfig+0x4e4>)
 80038d6:	fba3 2302 	umull	r2, r3, r3, r2
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	011c      	lsls	r4, r3, #4
 80038de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038e2:	2200      	movs	r2, #0
 80038e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038f0:	4642      	mov	r2, r8
 80038f2:	464b      	mov	r3, r9
 80038f4:	1891      	adds	r1, r2, r2
 80038f6:	61b9      	str	r1, [r7, #24]
 80038f8:	415b      	adcs	r3, r3
 80038fa:	61fb      	str	r3, [r7, #28]
 80038fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003900:	4641      	mov	r1, r8
 8003902:	1851      	adds	r1, r2, r1
 8003904:	6139      	str	r1, [r7, #16]
 8003906:	4649      	mov	r1, r9
 8003908:	414b      	adcs	r3, r1
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003918:	4659      	mov	r1, fp
 800391a:	00cb      	lsls	r3, r1, #3
 800391c:	4651      	mov	r1, sl
 800391e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003922:	4651      	mov	r1, sl
 8003924:	00ca      	lsls	r2, r1, #3
 8003926:	4610      	mov	r0, r2
 8003928:	4619      	mov	r1, r3
 800392a:	4603      	mov	r3, r0
 800392c:	4642      	mov	r2, r8
 800392e:	189b      	adds	r3, r3, r2
 8003930:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003934:	464b      	mov	r3, r9
 8003936:	460a      	mov	r2, r1
 8003938:	eb42 0303 	adc.w	r3, r2, r3
 800393c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	67bb      	str	r3, [r7, #120]	@ 0x78
 800394a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	f04f 0300 	mov.w	r3, #0
 8003954:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003958:	4649      	mov	r1, r9
 800395a:	008b      	lsls	r3, r1, #2
 800395c:	4641      	mov	r1, r8
 800395e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003962:	4641      	mov	r1, r8
 8003964:	008a      	lsls	r2, r1, #2
 8003966:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800396a:	f7fd f919 	bl	8000ba0 <__aeabi_uldivmod>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	4611      	mov	r1, r2
 8003974:	4b38      	ldr	r3, [pc, #224]	@ (8003a58 <UART_SetConfig+0x4e4>)
 8003976:	fba3 2301 	umull	r2, r3, r3, r1
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	2264      	movs	r2, #100	@ 0x64
 800397e:	fb02 f303 	mul.w	r3, r2, r3
 8003982:	1acb      	subs	r3, r1, r3
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	3332      	adds	r3, #50	@ 0x32
 8003988:	4a33      	ldr	r2, [pc, #204]	@ (8003a58 <UART_SetConfig+0x4e4>)
 800398a:	fba2 2303 	umull	r2, r3, r2, r3
 800398e:	095b      	lsrs	r3, r3, #5
 8003990:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003994:	441c      	add	r4, r3
 8003996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800399a:	2200      	movs	r2, #0
 800399c:	673b      	str	r3, [r7, #112]	@ 0x70
 800399e:	677a      	str	r2, [r7, #116]	@ 0x74
 80039a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80039a4:	4642      	mov	r2, r8
 80039a6:	464b      	mov	r3, r9
 80039a8:	1891      	adds	r1, r2, r2
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	415b      	adcs	r3, r3
 80039ae:	60fb      	str	r3, [r7, #12]
 80039b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039b4:	4641      	mov	r1, r8
 80039b6:	1851      	adds	r1, r2, r1
 80039b8:	6039      	str	r1, [r7, #0]
 80039ba:	4649      	mov	r1, r9
 80039bc:	414b      	adcs	r3, r1
 80039be:	607b      	str	r3, [r7, #4]
 80039c0:	f04f 0200 	mov.w	r2, #0
 80039c4:	f04f 0300 	mov.w	r3, #0
 80039c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80039cc:	4659      	mov	r1, fp
 80039ce:	00cb      	lsls	r3, r1, #3
 80039d0:	4651      	mov	r1, sl
 80039d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039d6:	4651      	mov	r1, sl
 80039d8:	00ca      	lsls	r2, r1, #3
 80039da:	4610      	mov	r0, r2
 80039dc:	4619      	mov	r1, r3
 80039de:	4603      	mov	r3, r0
 80039e0:	4642      	mov	r2, r8
 80039e2:	189b      	adds	r3, r3, r2
 80039e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039e6:	464b      	mov	r3, r9
 80039e8:	460a      	mov	r2, r1
 80039ea:	eb42 0303 	adc.w	r3, r2, r3
 80039ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80039fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a08:	4649      	mov	r1, r9
 8003a0a:	008b      	lsls	r3, r1, #2
 8003a0c:	4641      	mov	r1, r8
 8003a0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a12:	4641      	mov	r1, r8
 8003a14:	008a      	lsls	r2, r1, #2
 8003a16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a1a:	f7fd f8c1 	bl	8000ba0 <__aeabi_uldivmod>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4b0d      	ldr	r3, [pc, #52]	@ (8003a58 <UART_SetConfig+0x4e4>)
 8003a24:	fba3 1302 	umull	r1, r3, r3, r2
 8003a28:	095b      	lsrs	r3, r3, #5
 8003a2a:	2164      	movs	r1, #100	@ 0x64
 8003a2c:	fb01 f303 	mul.w	r3, r1, r3
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	3332      	adds	r3, #50	@ 0x32
 8003a36:	4a08      	ldr	r2, [pc, #32]	@ (8003a58 <UART_SetConfig+0x4e4>)
 8003a38:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3c:	095b      	lsrs	r3, r3, #5
 8003a3e:	f003 020f 	and.w	r2, r3, #15
 8003a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4422      	add	r2, r4
 8003a4a:	609a      	str	r2, [r3, #8]
}
 8003a4c:	bf00      	nop
 8003a4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a52:	46bd      	mov	sp, r7
 8003a54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a58:	51eb851f 	.word	0x51eb851f

08003a5c <malloc>:
 8003a5c:	4b02      	ldr	r3, [pc, #8]	@ (8003a68 <malloc+0xc>)
 8003a5e:	4601      	mov	r1, r0
 8003a60:	6818      	ldr	r0, [r3, #0]
 8003a62:	f000 b82d 	b.w	8003ac0 <_malloc_r>
 8003a66:	bf00      	nop
 8003a68:	2000000c 	.word	0x2000000c

08003a6c <free>:
 8003a6c:	4b02      	ldr	r3, [pc, #8]	@ (8003a78 <free+0xc>)
 8003a6e:	4601      	mov	r1, r0
 8003a70:	6818      	ldr	r0, [r3, #0]
 8003a72:	f000 b8f5 	b.w	8003c60 <_free_r>
 8003a76:	bf00      	nop
 8003a78:	2000000c 	.word	0x2000000c

08003a7c <sbrk_aligned>:
 8003a7c:	b570      	push	{r4, r5, r6, lr}
 8003a7e:	4e0f      	ldr	r6, [pc, #60]	@ (8003abc <sbrk_aligned+0x40>)
 8003a80:	460c      	mov	r4, r1
 8003a82:	6831      	ldr	r1, [r6, #0]
 8003a84:	4605      	mov	r5, r0
 8003a86:	b911      	cbnz	r1, 8003a8e <sbrk_aligned+0x12>
 8003a88:	f000 f8ae 	bl	8003be8 <_sbrk_r>
 8003a8c:	6030      	str	r0, [r6, #0]
 8003a8e:	4621      	mov	r1, r4
 8003a90:	4628      	mov	r0, r5
 8003a92:	f000 f8a9 	bl	8003be8 <_sbrk_r>
 8003a96:	1c43      	adds	r3, r0, #1
 8003a98:	d103      	bne.n	8003aa2 <sbrk_aligned+0x26>
 8003a9a:	f04f 34ff 	mov.w	r4, #4294967295
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	bd70      	pop	{r4, r5, r6, pc}
 8003aa2:	1cc4      	adds	r4, r0, #3
 8003aa4:	f024 0403 	bic.w	r4, r4, #3
 8003aa8:	42a0      	cmp	r0, r4
 8003aaa:	d0f8      	beq.n	8003a9e <sbrk_aligned+0x22>
 8003aac:	1a21      	subs	r1, r4, r0
 8003aae:	4628      	mov	r0, r5
 8003ab0:	f000 f89a 	bl	8003be8 <_sbrk_r>
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	d1f2      	bne.n	8003a9e <sbrk_aligned+0x22>
 8003ab8:	e7ef      	b.n	8003a9a <sbrk_aligned+0x1e>
 8003aba:	bf00      	nop
 8003abc:	2000a120 	.word	0x2000a120

08003ac0 <_malloc_r>:
 8003ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ac4:	1ccd      	adds	r5, r1, #3
 8003ac6:	f025 0503 	bic.w	r5, r5, #3
 8003aca:	3508      	adds	r5, #8
 8003acc:	2d0c      	cmp	r5, #12
 8003ace:	bf38      	it	cc
 8003ad0:	250c      	movcc	r5, #12
 8003ad2:	2d00      	cmp	r5, #0
 8003ad4:	4606      	mov	r6, r0
 8003ad6:	db01      	blt.n	8003adc <_malloc_r+0x1c>
 8003ad8:	42a9      	cmp	r1, r5
 8003ada:	d904      	bls.n	8003ae6 <_malloc_r+0x26>
 8003adc:	230c      	movs	r3, #12
 8003ade:	6033      	str	r3, [r6, #0]
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ae6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003bbc <_malloc_r+0xfc>
 8003aea:	f000 f869 	bl	8003bc0 <__malloc_lock>
 8003aee:	f8d8 3000 	ldr.w	r3, [r8]
 8003af2:	461c      	mov	r4, r3
 8003af4:	bb44      	cbnz	r4, 8003b48 <_malloc_r+0x88>
 8003af6:	4629      	mov	r1, r5
 8003af8:	4630      	mov	r0, r6
 8003afa:	f7ff ffbf 	bl	8003a7c <sbrk_aligned>
 8003afe:	1c43      	adds	r3, r0, #1
 8003b00:	4604      	mov	r4, r0
 8003b02:	d158      	bne.n	8003bb6 <_malloc_r+0xf6>
 8003b04:	f8d8 4000 	ldr.w	r4, [r8]
 8003b08:	4627      	mov	r7, r4
 8003b0a:	2f00      	cmp	r7, #0
 8003b0c:	d143      	bne.n	8003b96 <_malloc_r+0xd6>
 8003b0e:	2c00      	cmp	r4, #0
 8003b10:	d04b      	beq.n	8003baa <_malloc_r+0xea>
 8003b12:	6823      	ldr	r3, [r4, #0]
 8003b14:	4639      	mov	r1, r7
 8003b16:	4630      	mov	r0, r6
 8003b18:	eb04 0903 	add.w	r9, r4, r3
 8003b1c:	f000 f864 	bl	8003be8 <_sbrk_r>
 8003b20:	4581      	cmp	r9, r0
 8003b22:	d142      	bne.n	8003baa <_malloc_r+0xea>
 8003b24:	6821      	ldr	r1, [r4, #0]
 8003b26:	1a6d      	subs	r5, r5, r1
 8003b28:	4629      	mov	r1, r5
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	f7ff ffa6 	bl	8003a7c <sbrk_aligned>
 8003b30:	3001      	adds	r0, #1
 8003b32:	d03a      	beq.n	8003baa <_malloc_r+0xea>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	442b      	add	r3, r5
 8003b38:	6023      	str	r3, [r4, #0]
 8003b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	bb62      	cbnz	r2, 8003b9c <_malloc_r+0xdc>
 8003b42:	f8c8 7000 	str.w	r7, [r8]
 8003b46:	e00f      	b.n	8003b68 <_malloc_r+0xa8>
 8003b48:	6822      	ldr	r2, [r4, #0]
 8003b4a:	1b52      	subs	r2, r2, r5
 8003b4c:	d420      	bmi.n	8003b90 <_malloc_r+0xd0>
 8003b4e:	2a0b      	cmp	r2, #11
 8003b50:	d917      	bls.n	8003b82 <_malloc_r+0xc2>
 8003b52:	1961      	adds	r1, r4, r5
 8003b54:	42a3      	cmp	r3, r4
 8003b56:	6025      	str	r5, [r4, #0]
 8003b58:	bf18      	it	ne
 8003b5a:	6059      	strne	r1, [r3, #4]
 8003b5c:	6863      	ldr	r3, [r4, #4]
 8003b5e:	bf08      	it	eq
 8003b60:	f8c8 1000 	streq.w	r1, [r8]
 8003b64:	5162      	str	r2, [r4, r5]
 8003b66:	604b      	str	r3, [r1, #4]
 8003b68:	4630      	mov	r0, r6
 8003b6a:	f000 f82f 	bl	8003bcc <__malloc_unlock>
 8003b6e:	f104 000b 	add.w	r0, r4, #11
 8003b72:	1d23      	adds	r3, r4, #4
 8003b74:	f020 0007 	bic.w	r0, r0, #7
 8003b78:	1ac2      	subs	r2, r0, r3
 8003b7a:	bf1c      	itt	ne
 8003b7c:	1a1b      	subne	r3, r3, r0
 8003b7e:	50a3      	strne	r3, [r4, r2]
 8003b80:	e7af      	b.n	8003ae2 <_malloc_r+0x22>
 8003b82:	6862      	ldr	r2, [r4, #4]
 8003b84:	42a3      	cmp	r3, r4
 8003b86:	bf0c      	ite	eq
 8003b88:	f8c8 2000 	streq.w	r2, [r8]
 8003b8c:	605a      	strne	r2, [r3, #4]
 8003b8e:	e7eb      	b.n	8003b68 <_malloc_r+0xa8>
 8003b90:	4623      	mov	r3, r4
 8003b92:	6864      	ldr	r4, [r4, #4]
 8003b94:	e7ae      	b.n	8003af4 <_malloc_r+0x34>
 8003b96:	463c      	mov	r4, r7
 8003b98:	687f      	ldr	r7, [r7, #4]
 8003b9a:	e7b6      	b.n	8003b0a <_malloc_r+0x4a>
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	42a3      	cmp	r3, r4
 8003ba2:	d1fb      	bne.n	8003b9c <_malloc_r+0xdc>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	6053      	str	r3, [r2, #4]
 8003ba8:	e7de      	b.n	8003b68 <_malloc_r+0xa8>
 8003baa:	230c      	movs	r3, #12
 8003bac:	6033      	str	r3, [r6, #0]
 8003bae:	4630      	mov	r0, r6
 8003bb0:	f000 f80c 	bl	8003bcc <__malloc_unlock>
 8003bb4:	e794      	b.n	8003ae0 <_malloc_r+0x20>
 8003bb6:	6005      	str	r5, [r0, #0]
 8003bb8:	e7d6      	b.n	8003b68 <_malloc_r+0xa8>
 8003bba:	bf00      	nop
 8003bbc:	2000a124 	.word	0x2000a124

08003bc0 <__malloc_lock>:
 8003bc0:	4801      	ldr	r0, [pc, #4]	@ (8003bc8 <__malloc_lock+0x8>)
 8003bc2:	f000 b84b 	b.w	8003c5c <__retarget_lock_acquire_recursive>
 8003bc6:	bf00      	nop
 8003bc8:	2000a264 	.word	0x2000a264

08003bcc <__malloc_unlock>:
 8003bcc:	4801      	ldr	r0, [pc, #4]	@ (8003bd4 <__malloc_unlock+0x8>)
 8003bce:	f000 b846 	b.w	8003c5e <__retarget_lock_release_recursive>
 8003bd2:	bf00      	nop
 8003bd4:	2000a264 	.word	0x2000a264

08003bd8 <memset>:
 8003bd8:	4402      	add	r2, r0
 8003bda:	4603      	mov	r3, r0
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d100      	bne.n	8003be2 <memset+0xa>
 8003be0:	4770      	bx	lr
 8003be2:	f803 1b01 	strb.w	r1, [r3], #1
 8003be6:	e7f9      	b.n	8003bdc <memset+0x4>

08003be8 <_sbrk_r>:
 8003be8:	b538      	push	{r3, r4, r5, lr}
 8003bea:	4d06      	ldr	r5, [pc, #24]	@ (8003c04 <_sbrk_r+0x1c>)
 8003bec:	2300      	movs	r3, #0
 8003bee:	4604      	mov	r4, r0
 8003bf0:	4608      	mov	r0, r1
 8003bf2:	602b      	str	r3, [r5, #0]
 8003bf4:	f7fd fe54 	bl	80018a0 <_sbrk>
 8003bf8:	1c43      	adds	r3, r0, #1
 8003bfa:	d102      	bne.n	8003c02 <_sbrk_r+0x1a>
 8003bfc:	682b      	ldr	r3, [r5, #0]
 8003bfe:	b103      	cbz	r3, 8003c02 <_sbrk_r+0x1a>
 8003c00:	6023      	str	r3, [r4, #0]
 8003c02:	bd38      	pop	{r3, r4, r5, pc}
 8003c04:	2000a260 	.word	0x2000a260

08003c08 <__errno>:
 8003c08:	4b01      	ldr	r3, [pc, #4]	@ (8003c10 <__errno+0x8>)
 8003c0a:	6818      	ldr	r0, [r3, #0]
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	2000000c 	.word	0x2000000c

08003c14 <__libc_init_array>:
 8003c14:	b570      	push	{r4, r5, r6, lr}
 8003c16:	4d0d      	ldr	r5, [pc, #52]	@ (8003c4c <__libc_init_array+0x38>)
 8003c18:	4c0d      	ldr	r4, [pc, #52]	@ (8003c50 <__libc_init_array+0x3c>)
 8003c1a:	1b64      	subs	r4, r4, r5
 8003c1c:	10a4      	asrs	r4, r4, #2
 8003c1e:	2600      	movs	r6, #0
 8003c20:	42a6      	cmp	r6, r4
 8003c22:	d109      	bne.n	8003c38 <__libc_init_array+0x24>
 8003c24:	4d0b      	ldr	r5, [pc, #44]	@ (8003c54 <__libc_init_array+0x40>)
 8003c26:	4c0c      	ldr	r4, [pc, #48]	@ (8003c58 <__libc_init_array+0x44>)
 8003c28:	f001 fe76 	bl	8005918 <_init>
 8003c2c:	1b64      	subs	r4, r4, r5
 8003c2e:	10a4      	asrs	r4, r4, #2
 8003c30:	2600      	movs	r6, #0
 8003c32:	42a6      	cmp	r6, r4
 8003c34:	d105      	bne.n	8003c42 <__libc_init_array+0x2e>
 8003c36:	bd70      	pop	{r4, r5, r6, pc}
 8003c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c3c:	4798      	blx	r3
 8003c3e:	3601      	adds	r6, #1
 8003c40:	e7ee      	b.n	8003c20 <__libc_init_array+0xc>
 8003c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c46:	4798      	blx	r3
 8003c48:	3601      	adds	r6, #1
 8003c4a:	e7f2      	b.n	8003c32 <__libc_init_array+0x1e>
 8003c4c:	08016f60 	.word	0x08016f60
 8003c50:	08016f60 	.word	0x08016f60
 8003c54:	08016f60 	.word	0x08016f60
 8003c58:	08016f64 	.word	0x08016f64

08003c5c <__retarget_lock_acquire_recursive>:
 8003c5c:	4770      	bx	lr

08003c5e <__retarget_lock_release_recursive>:
 8003c5e:	4770      	bx	lr

08003c60 <_free_r>:
 8003c60:	b538      	push	{r3, r4, r5, lr}
 8003c62:	4605      	mov	r5, r0
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d041      	beq.n	8003cec <_free_r+0x8c>
 8003c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c6c:	1f0c      	subs	r4, r1, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	bfb8      	it	lt
 8003c72:	18e4      	addlt	r4, r4, r3
 8003c74:	f7ff ffa4 	bl	8003bc0 <__malloc_lock>
 8003c78:	4a1d      	ldr	r2, [pc, #116]	@ (8003cf0 <_free_r+0x90>)
 8003c7a:	6813      	ldr	r3, [r2, #0]
 8003c7c:	b933      	cbnz	r3, 8003c8c <_free_r+0x2c>
 8003c7e:	6063      	str	r3, [r4, #4]
 8003c80:	6014      	str	r4, [r2, #0]
 8003c82:	4628      	mov	r0, r5
 8003c84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c88:	f7ff bfa0 	b.w	8003bcc <__malloc_unlock>
 8003c8c:	42a3      	cmp	r3, r4
 8003c8e:	d908      	bls.n	8003ca2 <_free_r+0x42>
 8003c90:	6820      	ldr	r0, [r4, #0]
 8003c92:	1821      	adds	r1, r4, r0
 8003c94:	428b      	cmp	r3, r1
 8003c96:	bf01      	itttt	eq
 8003c98:	6819      	ldreq	r1, [r3, #0]
 8003c9a:	685b      	ldreq	r3, [r3, #4]
 8003c9c:	1809      	addeq	r1, r1, r0
 8003c9e:	6021      	streq	r1, [r4, #0]
 8003ca0:	e7ed      	b.n	8003c7e <_free_r+0x1e>
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	b10b      	cbz	r3, 8003cac <_free_r+0x4c>
 8003ca8:	42a3      	cmp	r3, r4
 8003caa:	d9fa      	bls.n	8003ca2 <_free_r+0x42>
 8003cac:	6811      	ldr	r1, [r2, #0]
 8003cae:	1850      	adds	r0, r2, r1
 8003cb0:	42a0      	cmp	r0, r4
 8003cb2:	d10b      	bne.n	8003ccc <_free_r+0x6c>
 8003cb4:	6820      	ldr	r0, [r4, #0]
 8003cb6:	4401      	add	r1, r0
 8003cb8:	1850      	adds	r0, r2, r1
 8003cba:	4283      	cmp	r3, r0
 8003cbc:	6011      	str	r1, [r2, #0]
 8003cbe:	d1e0      	bne.n	8003c82 <_free_r+0x22>
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	6053      	str	r3, [r2, #4]
 8003cc6:	4408      	add	r0, r1
 8003cc8:	6010      	str	r0, [r2, #0]
 8003cca:	e7da      	b.n	8003c82 <_free_r+0x22>
 8003ccc:	d902      	bls.n	8003cd4 <_free_r+0x74>
 8003cce:	230c      	movs	r3, #12
 8003cd0:	602b      	str	r3, [r5, #0]
 8003cd2:	e7d6      	b.n	8003c82 <_free_r+0x22>
 8003cd4:	6820      	ldr	r0, [r4, #0]
 8003cd6:	1821      	adds	r1, r4, r0
 8003cd8:	428b      	cmp	r3, r1
 8003cda:	bf04      	itt	eq
 8003cdc:	6819      	ldreq	r1, [r3, #0]
 8003cde:	685b      	ldreq	r3, [r3, #4]
 8003ce0:	6063      	str	r3, [r4, #4]
 8003ce2:	bf04      	itt	eq
 8003ce4:	1809      	addeq	r1, r1, r0
 8003ce6:	6021      	streq	r1, [r4, #0]
 8003ce8:	6054      	str	r4, [r2, #4]
 8003cea:	e7ca      	b.n	8003c82 <_free_r+0x22>
 8003cec:	bd38      	pop	{r3, r4, r5, pc}
 8003cee:	bf00      	nop
 8003cf0:	2000a124 	.word	0x2000a124

08003cf4 <asin>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	ed2d 8b02 	vpush	{d8}
 8003cfa:	ec55 4b10 	vmov	r4, r5, d0
 8003cfe:	f000 fa67 	bl	80041d0 <__ieee754_asin>
 8003d02:	4622      	mov	r2, r4
 8003d04:	462b      	mov	r3, r5
 8003d06:	4620      	mov	r0, r4
 8003d08:	4629      	mov	r1, r5
 8003d0a:	eeb0 8a40 	vmov.f32	s16, s0
 8003d0e:	eef0 8a60 	vmov.f32	s17, s1
 8003d12:	f7fc feb7 	bl	8000a84 <__aeabi_dcmpun>
 8003d16:	b9a8      	cbnz	r0, 8003d44 <asin+0x50>
 8003d18:	ec45 4b10 	vmov	d0, r4, r5
 8003d1c:	f000 f84c 	bl	8003db8 <fabs>
 8003d20:	4b0c      	ldr	r3, [pc, #48]	@ (8003d54 <asin+0x60>)
 8003d22:	ec51 0b10 	vmov	r0, r1, d0
 8003d26:	2200      	movs	r2, #0
 8003d28:	f7fc fea2 	bl	8000a70 <__aeabi_dcmpgt>
 8003d2c:	b150      	cbz	r0, 8003d44 <asin+0x50>
 8003d2e:	f7ff ff6b 	bl	8003c08 <__errno>
 8003d32:	ecbd 8b02 	vpop	{d8}
 8003d36:	2321      	movs	r3, #33	@ 0x21
 8003d38:	6003      	str	r3, [r0, #0]
 8003d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d3e:	4806      	ldr	r0, [pc, #24]	@ (8003d58 <asin+0x64>)
 8003d40:	f000 b8b6 	b.w	8003eb0 <nan>
 8003d44:	eeb0 0a48 	vmov.f32	s0, s16
 8003d48:	eef0 0a68 	vmov.f32	s1, s17
 8003d4c:	ecbd 8b02 	vpop	{d8}
 8003d50:	bd38      	pop	{r3, r4, r5, pc}
 8003d52:	bf00      	nop
 8003d54:	3ff00000 	.word	0x3ff00000
 8003d58:	08016d24 	.word	0x08016d24

08003d5c <fmod>:
 8003d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d5e:	ed2d 8b02 	vpush	{d8}
 8003d62:	ec57 6b10 	vmov	r6, r7, d0
 8003d66:	ec55 4b11 	vmov	r4, r5, d1
 8003d6a:	f000 fc35 	bl	80045d8 <__ieee754_fmod>
 8003d6e:	4622      	mov	r2, r4
 8003d70:	462b      	mov	r3, r5
 8003d72:	4630      	mov	r0, r6
 8003d74:	4639      	mov	r1, r7
 8003d76:	eeb0 8a40 	vmov.f32	s16, s0
 8003d7a:	eef0 8a60 	vmov.f32	s17, s1
 8003d7e:	f7fc fe81 	bl	8000a84 <__aeabi_dcmpun>
 8003d82:	b990      	cbnz	r0, 8003daa <fmod+0x4e>
 8003d84:	2200      	movs	r2, #0
 8003d86:	2300      	movs	r3, #0
 8003d88:	4620      	mov	r0, r4
 8003d8a:	4629      	mov	r1, r5
 8003d8c:	f7fc fe48 	bl	8000a20 <__aeabi_dcmpeq>
 8003d90:	b158      	cbz	r0, 8003daa <fmod+0x4e>
 8003d92:	f7ff ff39 	bl	8003c08 <__errno>
 8003d96:	2321      	movs	r3, #33	@ 0x21
 8003d98:	6003      	str	r3, [r0, #0]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	4610      	mov	r0, r2
 8003da0:	4619      	mov	r1, r3
 8003da2:	f7fc fcff 	bl	80007a4 <__aeabi_ddiv>
 8003da6:	ec41 0b18 	vmov	d8, r0, r1
 8003daa:	eeb0 0a48 	vmov.f32	s0, s16
 8003dae:	eef0 0a68 	vmov.f32	s1, s17
 8003db2:	ecbd 8b02 	vpop	{d8}
 8003db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003db8 <fabs>:
 8003db8:	ec51 0b10 	vmov	r0, r1, d0
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003dc2:	ec43 2b10 	vmov	d0, r2, r3
 8003dc6:	4770      	bx	lr

08003dc8 <sin>:
 8003dc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003dca:	ec53 2b10 	vmov	r2, r3, d0
 8003dce:	4826      	ldr	r0, [pc, #152]	@ (8003e68 <sin+0xa0>)
 8003dd0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003dd4:	4281      	cmp	r1, r0
 8003dd6:	d807      	bhi.n	8003de8 <sin+0x20>
 8003dd8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003e60 <sin+0x98>
 8003ddc:	2000      	movs	r0, #0
 8003dde:	b005      	add	sp, #20
 8003de0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003de4:	f000 b938 	b.w	8004058 <__kernel_sin>
 8003de8:	4820      	ldr	r0, [pc, #128]	@ (8003e6c <sin+0xa4>)
 8003dea:	4281      	cmp	r1, r0
 8003dec:	d908      	bls.n	8003e00 <sin+0x38>
 8003dee:	4610      	mov	r0, r2
 8003df0:	4619      	mov	r1, r3
 8003df2:	f7fc f9f5 	bl	80001e0 <__aeabi_dsub>
 8003df6:	ec41 0b10 	vmov	d0, r0, r1
 8003dfa:	b005      	add	sp, #20
 8003dfc:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e00:	4668      	mov	r0, sp
 8003e02:	f000 fcf1 	bl	80047e8 <__ieee754_rem_pio2>
 8003e06:	f000 0003 	and.w	r0, r0, #3
 8003e0a:	2801      	cmp	r0, #1
 8003e0c:	d00c      	beq.n	8003e28 <sin+0x60>
 8003e0e:	2802      	cmp	r0, #2
 8003e10:	d011      	beq.n	8003e36 <sin+0x6e>
 8003e12:	b9e8      	cbnz	r0, 8003e50 <sin+0x88>
 8003e14:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003e18:	ed9d 0b00 	vldr	d0, [sp]
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	f000 f91b 	bl	8004058 <__kernel_sin>
 8003e22:	ec51 0b10 	vmov	r0, r1, d0
 8003e26:	e7e6      	b.n	8003df6 <sin+0x2e>
 8003e28:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003e2c:	ed9d 0b00 	vldr	d0, [sp]
 8003e30:	f000 f84a 	bl	8003ec8 <__kernel_cos>
 8003e34:	e7f5      	b.n	8003e22 <sin+0x5a>
 8003e36:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003e3a:	ed9d 0b00 	vldr	d0, [sp]
 8003e3e:	2001      	movs	r0, #1
 8003e40:	f000 f90a 	bl	8004058 <__kernel_sin>
 8003e44:	ec53 2b10 	vmov	r2, r3, d0
 8003e48:	4610      	mov	r0, r2
 8003e4a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003e4e:	e7d2      	b.n	8003df6 <sin+0x2e>
 8003e50:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003e54:	ed9d 0b00 	vldr	d0, [sp]
 8003e58:	f000 f836 	bl	8003ec8 <__kernel_cos>
 8003e5c:	e7f2      	b.n	8003e44 <sin+0x7c>
 8003e5e:	bf00      	nop
	...
 8003e68:	3fe921fb 	.word	0x3fe921fb
 8003e6c:	7fefffff 	.word	0x7fefffff

08003e70 <atan2f>:
 8003e70:	f000 beb6 	b.w	8004be0 <__ieee754_atan2f>

08003e74 <sqrtf>:
 8003e74:	b508      	push	{r3, lr}
 8003e76:	ed2d 8b02 	vpush	{d8}
 8003e7a:	eeb0 8a40 	vmov.f32	s16, s0
 8003e7e:	f000 f81f 	bl	8003ec0 <__ieee754_sqrtf>
 8003e82:	eeb4 8a48 	vcmp.f32	s16, s16
 8003e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e8a:	d60c      	bvs.n	8003ea6 <sqrtf+0x32>
 8003e8c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8003eac <sqrtf+0x38>
 8003e90:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8003e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e98:	d505      	bpl.n	8003ea6 <sqrtf+0x32>
 8003e9a:	f7ff feb5 	bl	8003c08 <__errno>
 8003e9e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8003ea2:	2321      	movs	r3, #33	@ 0x21
 8003ea4:	6003      	str	r3, [r0, #0]
 8003ea6:	ecbd 8b02 	vpop	{d8}
 8003eaa:	bd08      	pop	{r3, pc}
 8003eac:	00000000 	.word	0x00000000

08003eb0 <nan>:
 8003eb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8003eb8 <nan+0x8>
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	00000000 	.word	0x00000000
 8003ebc:	7ff80000 	.word	0x7ff80000

08003ec0 <__ieee754_sqrtf>:
 8003ec0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8003ec4:	4770      	bx	lr
	...

08003ec8 <__kernel_cos>:
 8003ec8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ecc:	ec57 6b10 	vmov	r6, r7, d0
 8003ed0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003ed4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003ed8:	ed8d 1b00 	vstr	d1, [sp]
 8003edc:	d206      	bcs.n	8003eec <__kernel_cos+0x24>
 8003ede:	4630      	mov	r0, r6
 8003ee0:	4639      	mov	r1, r7
 8003ee2:	f7fc fde5 	bl	8000ab0 <__aeabi_d2iz>
 8003ee6:	2800      	cmp	r0, #0
 8003ee8:	f000 8088 	beq.w	8003ffc <__kernel_cos+0x134>
 8003eec:	4632      	mov	r2, r6
 8003eee:	463b      	mov	r3, r7
 8003ef0:	4630      	mov	r0, r6
 8003ef2:	4639      	mov	r1, r7
 8003ef4:	f7fc fb2c 	bl	8000550 <__aeabi_dmul>
 8003ef8:	4b51      	ldr	r3, [pc, #324]	@ (8004040 <__kernel_cos+0x178>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	4604      	mov	r4, r0
 8003efe:	460d      	mov	r5, r1
 8003f00:	f7fc fb26 	bl	8000550 <__aeabi_dmul>
 8003f04:	a340      	add	r3, pc, #256	@ (adr r3, 8004008 <__kernel_cos+0x140>)
 8003f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0a:	4682      	mov	sl, r0
 8003f0c:	468b      	mov	fp, r1
 8003f0e:	4620      	mov	r0, r4
 8003f10:	4629      	mov	r1, r5
 8003f12:	f7fc fb1d 	bl	8000550 <__aeabi_dmul>
 8003f16:	a33e      	add	r3, pc, #248	@ (adr r3, 8004010 <__kernel_cos+0x148>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	f7fc f962 	bl	80001e4 <__adddf3>
 8003f20:	4622      	mov	r2, r4
 8003f22:	462b      	mov	r3, r5
 8003f24:	f7fc fb14 	bl	8000550 <__aeabi_dmul>
 8003f28:	a33b      	add	r3, pc, #236	@ (adr r3, 8004018 <__kernel_cos+0x150>)
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2e:	f7fc f957 	bl	80001e0 <__aeabi_dsub>
 8003f32:	4622      	mov	r2, r4
 8003f34:	462b      	mov	r3, r5
 8003f36:	f7fc fb0b 	bl	8000550 <__aeabi_dmul>
 8003f3a:	a339      	add	r3, pc, #228	@ (adr r3, 8004020 <__kernel_cos+0x158>)
 8003f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f40:	f7fc f950 	bl	80001e4 <__adddf3>
 8003f44:	4622      	mov	r2, r4
 8003f46:	462b      	mov	r3, r5
 8003f48:	f7fc fb02 	bl	8000550 <__aeabi_dmul>
 8003f4c:	a336      	add	r3, pc, #216	@ (adr r3, 8004028 <__kernel_cos+0x160>)
 8003f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f52:	f7fc f945 	bl	80001e0 <__aeabi_dsub>
 8003f56:	4622      	mov	r2, r4
 8003f58:	462b      	mov	r3, r5
 8003f5a:	f7fc faf9 	bl	8000550 <__aeabi_dmul>
 8003f5e:	a334      	add	r3, pc, #208	@ (adr r3, 8004030 <__kernel_cos+0x168>)
 8003f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f64:	f7fc f93e 	bl	80001e4 <__adddf3>
 8003f68:	4622      	mov	r2, r4
 8003f6a:	462b      	mov	r3, r5
 8003f6c:	f7fc faf0 	bl	8000550 <__aeabi_dmul>
 8003f70:	4622      	mov	r2, r4
 8003f72:	462b      	mov	r3, r5
 8003f74:	f7fc faec 	bl	8000550 <__aeabi_dmul>
 8003f78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f7c:	4604      	mov	r4, r0
 8003f7e:	460d      	mov	r5, r1
 8003f80:	4630      	mov	r0, r6
 8003f82:	4639      	mov	r1, r7
 8003f84:	f7fc fae4 	bl	8000550 <__aeabi_dmul>
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	4620      	mov	r0, r4
 8003f90:	f7fc f926 	bl	80001e0 <__aeabi_dsub>
 8003f94:	4b2b      	ldr	r3, [pc, #172]	@ (8004044 <__kernel_cos+0x17c>)
 8003f96:	4598      	cmp	r8, r3
 8003f98:	4606      	mov	r6, r0
 8003f9a:	460f      	mov	r7, r1
 8003f9c:	d810      	bhi.n	8003fc0 <__kernel_cos+0xf8>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4650      	mov	r0, sl
 8003fa4:	4659      	mov	r1, fp
 8003fa6:	f7fc f91b 	bl	80001e0 <__aeabi_dsub>
 8003faa:	460b      	mov	r3, r1
 8003fac:	4926      	ldr	r1, [pc, #152]	@ (8004048 <__kernel_cos+0x180>)
 8003fae:	4602      	mov	r2, r0
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	f7fc f915 	bl	80001e0 <__aeabi_dsub>
 8003fb6:	ec41 0b10 	vmov	d0, r0, r1
 8003fba:	b003      	add	sp, #12
 8003fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fc0:	4b22      	ldr	r3, [pc, #136]	@ (800404c <__kernel_cos+0x184>)
 8003fc2:	4921      	ldr	r1, [pc, #132]	@ (8004048 <__kernel_cos+0x180>)
 8003fc4:	4598      	cmp	r8, r3
 8003fc6:	bf8c      	ite	hi
 8003fc8:	4d21      	ldrhi	r5, [pc, #132]	@ (8004050 <__kernel_cos+0x188>)
 8003fca:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8003fce:	2400      	movs	r4, #0
 8003fd0:	4622      	mov	r2, r4
 8003fd2:	462b      	mov	r3, r5
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	f7fc f903 	bl	80001e0 <__aeabi_dsub>
 8003fda:	4622      	mov	r2, r4
 8003fdc:	4680      	mov	r8, r0
 8003fde:	4689      	mov	r9, r1
 8003fe0:	462b      	mov	r3, r5
 8003fe2:	4650      	mov	r0, sl
 8003fe4:	4659      	mov	r1, fp
 8003fe6:	f7fc f8fb 	bl	80001e0 <__aeabi_dsub>
 8003fea:	4632      	mov	r2, r6
 8003fec:	463b      	mov	r3, r7
 8003fee:	f7fc f8f7 	bl	80001e0 <__aeabi_dsub>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4640      	mov	r0, r8
 8003ff8:	4649      	mov	r1, r9
 8003ffa:	e7da      	b.n	8003fb2 <__kernel_cos+0xea>
 8003ffc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8004038 <__kernel_cos+0x170>
 8004000:	e7db      	b.n	8003fba <__kernel_cos+0xf2>
 8004002:	bf00      	nop
 8004004:	f3af 8000 	nop.w
 8004008:	be8838d4 	.word	0xbe8838d4
 800400c:	bda8fae9 	.word	0xbda8fae9
 8004010:	bdb4b1c4 	.word	0xbdb4b1c4
 8004014:	3e21ee9e 	.word	0x3e21ee9e
 8004018:	809c52ad 	.word	0x809c52ad
 800401c:	3e927e4f 	.word	0x3e927e4f
 8004020:	19cb1590 	.word	0x19cb1590
 8004024:	3efa01a0 	.word	0x3efa01a0
 8004028:	16c15177 	.word	0x16c15177
 800402c:	3f56c16c 	.word	0x3f56c16c
 8004030:	5555554c 	.word	0x5555554c
 8004034:	3fa55555 	.word	0x3fa55555
 8004038:	00000000 	.word	0x00000000
 800403c:	3ff00000 	.word	0x3ff00000
 8004040:	3fe00000 	.word	0x3fe00000
 8004044:	3fd33332 	.word	0x3fd33332
 8004048:	3ff00000 	.word	0x3ff00000
 800404c:	3fe90000 	.word	0x3fe90000
 8004050:	3fd20000 	.word	0x3fd20000
 8004054:	00000000 	.word	0x00000000

08004058 <__kernel_sin>:
 8004058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800405c:	ec55 4b10 	vmov	r4, r5, d0
 8004060:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8004064:	b085      	sub	sp, #20
 8004066:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800406a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800406e:	4680      	mov	r8, r0
 8004070:	d205      	bcs.n	800407e <__kernel_sin+0x26>
 8004072:	4620      	mov	r0, r4
 8004074:	4629      	mov	r1, r5
 8004076:	f7fc fd1b 	bl	8000ab0 <__aeabi_d2iz>
 800407a:	2800      	cmp	r0, #0
 800407c:	d052      	beq.n	8004124 <__kernel_sin+0xcc>
 800407e:	4622      	mov	r2, r4
 8004080:	462b      	mov	r3, r5
 8004082:	4620      	mov	r0, r4
 8004084:	4629      	mov	r1, r5
 8004086:	f7fc fa63 	bl	8000550 <__aeabi_dmul>
 800408a:	4682      	mov	sl, r0
 800408c:	468b      	mov	fp, r1
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4620      	mov	r0, r4
 8004094:	4629      	mov	r1, r5
 8004096:	f7fc fa5b 	bl	8000550 <__aeabi_dmul>
 800409a:	a342      	add	r3, pc, #264	@ (adr r3, 80041a4 <__kernel_sin+0x14c>)
 800409c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a0:	e9cd 0100 	strd	r0, r1, [sp]
 80040a4:	4650      	mov	r0, sl
 80040a6:	4659      	mov	r1, fp
 80040a8:	f7fc fa52 	bl	8000550 <__aeabi_dmul>
 80040ac:	a33f      	add	r3, pc, #252	@ (adr r3, 80041ac <__kernel_sin+0x154>)
 80040ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b2:	f7fc f895 	bl	80001e0 <__aeabi_dsub>
 80040b6:	4652      	mov	r2, sl
 80040b8:	465b      	mov	r3, fp
 80040ba:	f7fc fa49 	bl	8000550 <__aeabi_dmul>
 80040be:	a33d      	add	r3, pc, #244	@ (adr r3, 80041b4 <__kernel_sin+0x15c>)
 80040c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c4:	f7fc f88e 	bl	80001e4 <__adddf3>
 80040c8:	4652      	mov	r2, sl
 80040ca:	465b      	mov	r3, fp
 80040cc:	f7fc fa40 	bl	8000550 <__aeabi_dmul>
 80040d0:	a33a      	add	r3, pc, #232	@ (adr r3, 80041bc <__kernel_sin+0x164>)
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	f7fc f883 	bl	80001e0 <__aeabi_dsub>
 80040da:	4652      	mov	r2, sl
 80040dc:	465b      	mov	r3, fp
 80040de:	f7fc fa37 	bl	8000550 <__aeabi_dmul>
 80040e2:	a338      	add	r3, pc, #224	@ (adr r3, 80041c4 <__kernel_sin+0x16c>)
 80040e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e8:	f7fc f87c 	bl	80001e4 <__adddf3>
 80040ec:	4606      	mov	r6, r0
 80040ee:	460f      	mov	r7, r1
 80040f0:	f1b8 0f00 	cmp.w	r8, #0
 80040f4:	d11b      	bne.n	800412e <__kernel_sin+0xd6>
 80040f6:	4602      	mov	r2, r0
 80040f8:	460b      	mov	r3, r1
 80040fa:	4650      	mov	r0, sl
 80040fc:	4659      	mov	r1, fp
 80040fe:	f7fc fa27 	bl	8000550 <__aeabi_dmul>
 8004102:	a325      	add	r3, pc, #148	@ (adr r3, 8004198 <__kernel_sin+0x140>)
 8004104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004108:	f7fc f86a 	bl	80001e0 <__aeabi_dsub>
 800410c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004110:	f7fc fa1e 	bl	8000550 <__aeabi_dmul>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4620      	mov	r0, r4
 800411a:	4629      	mov	r1, r5
 800411c:	f7fc f862 	bl	80001e4 <__adddf3>
 8004120:	4604      	mov	r4, r0
 8004122:	460d      	mov	r5, r1
 8004124:	ec45 4b10 	vmov	d0, r4, r5
 8004128:	b005      	add	sp, #20
 800412a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800412e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004132:	4b1b      	ldr	r3, [pc, #108]	@ (80041a0 <__kernel_sin+0x148>)
 8004134:	2200      	movs	r2, #0
 8004136:	f7fc fa0b 	bl	8000550 <__aeabi_dmul>
 800413a:	4632      	mov	r2, r6
 800413c:	4680      	mov	r8, r0
 800413e:	4689      	mov	r9, r1
 8004140:	463b      	mov	r3, r7
 8004142:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004146:	f7fc fa03 	bl	8000550 <__aeabi_dmul>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4640      	mov	r0, r8
 8004150:	4649      	mov	r1, r9
 8004152:	f7fc f845 	bl	80001e0 <__aeabi_dsub>
 8004156:	4652      	mov	r2, sl
 8004158:	465b      	mov	r3, fp
 800415a:	f7fc f9f9 	bl	8000550 <__aeabi_dmul>
 800415e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004162:	f7fc f83d 	bl	80001e0 <__aeabi_dsub>
 8004166:	a30c      	add	r3, pc, #48	@ (adr r3, 8004198 <__kernel_sin+0x140>)
 8004168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416c:	4606      	mov	r6, r0
 800416e:	460f      	mov	r7, r1
 8004170:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004174:	f7fc f9ec 	bl	8000550 <__aeabi_dmul>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4630      	mov	r0, r6
 800417e:	4639      	mov	r1, r7
 8004180:	f7fc f830 	bl	80001e4 <__adddf3>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	4620      	mov	r0, r4
 800418a:	4629      	mov	r1, r5
 800418c:	f7fc f828 	bl	80001e0 <__aeabi_dsub>
 8004190:	e7c6      	b.n	8004120 <__kernel_sin+0xc8>
 8004192:	bf00      	nop
 8004194:	f3af 8000 	nop.w
 8004198:	55555549 	.word	0x55555549
 800419c:	3fc55555 	.word	0x3fc55555
 80041a0:	3fe00000 	.word	0x3fe00000
 80041a4:	5acfd57c 	.word	0x5acfd57c
 80041a8:	3de5d93a 	.word	0x3de5d93a
 80041ac:	8a2b9ceb 	.word	0x8a2b9ceb
 80041b0:	3e5ae5e6 	.word	0x3e5ae5e6
 80041b4:	57b1fe7d 	.word	0x57b1fe7d
 80041b8:	3ec71de3 	.word	0x3ec71de3
 80041bc:	19c161d5 	.word	0x19c161d5
 80041c0:	3f2a01a0 	.word	0x3f2a01a0
 80041c4:	1110f8a6 	.word	0x1110f8a6
 80041c8:	3f811111 	.word	0x3f811111
 80041cc:	00000000 	.word	0x00000000

080041d0 <__ieee754_asin>:
 80041d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d4:	ec55 4b10 	vmov	r4, r5, d0
 80041d8:	4bc7      	ldr	r3, [pc, #796]	@ (80044f8 <__ieee754_asin+0x328>)
 80041da:	b087      	sub	sp, #28
 80041dc:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80041e0:	429e      	cmp	r6, r3
 80041e2:	9501      	str	r5, [sp, #4]
 80041e4:	d92d      	bls.n	8004242 <__ieee754_asin+0x72>
 80041e6:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80041ea:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80041ee:	4326      	orrs	r6, r4
 80041f0:	d116      	bne.n	8004220 <__ieee754_asin+0x50>
 80041f2:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004490 <__ieee754_asin+0x2c0>)
 80041f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f8:	4620      	mov	r0, r4
 80041fa:	4629      	mov	r1, r5
 80041fc:	f7fc f9a8 	bl	8000550 <__aeabi_dmul>
 8004200:	a3a5      	add	r3, pc, #660	@ (adr r3, 8004498 <__ieee754_asin+0x2c8>)
 8004202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004206:	4606      	mov	r6, r0
 8004208:	460f      	mov	r7, r1
 800420a:	4620      	mov	r0, r4
 800420c:	4629      	mov	r1, r5
 800420e:	f7fc f99f 	bl	8000550 <__aeabi_dmul>
 8004212:	4602      	mov	r2, r0
 8004214:	460b      	mov	r3, r1
 8004216:	4630      	mov	r0, r6
 8004218:	4639      	mov	r1, r7
 800421a:	f7fb ffe3 	bl	80001e4 <__adddf3>
 800421e:	e009      	b.n	8004234 <__ieee754_asin+0x64>
 8004220:	4622      	mov	r2, r4
 8004222:	462b      	mov	r3, r5
 8004224:	4620      	mov	r0, r4
 8004226:	4629      	mov	r1, r5
 8004228:	f7fb ffda 	bl	80001e0 <__aeabi_dsub>
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	f7fc fab8 	bl	80007a4 <__aeabi_ddiv>
 8004234:	4604      	mov	r4, r0
 8004236:	460d      	mov	r5, r1
 8004238:	ec45 4b10 	vmov	d0, r4, r5
 800423c:	b007      	add	sp, #28
 800423e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004242:	4bae      	ldr	r3, [pc, #696]	@ (80044fc <__ieee754_asin+0x32c>)
 8004244:	429e      	cmp	r6, r3
 8004246:	d810      	bhi.n	800426a <__ieee754_asin+0x9a>
 8004248:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800424c:	f080 80ad 	bcs.w	80043aa <__ieee754_asin+0x1da>
 8004250:	a393      	add	r3, pc, #588	@ (adr r3, 80044a0 <__ieee754_asin+0x2d0>)
 8004252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004256:	4620      	mov	r0, r4
 8004258:	4629      	mov	r1, r5
 800425a:	f7fb ffc3 	bl	80001e4 <__adddf3>
 800425e:	4ba8      	ldr	r3, [pc, #672]	@ (8004500 <__ieee754_asin+0x330>)
 8004260:	2200      	movs	r2, #0
 8004262:	f7fc fc05 	bl	8000a70 <__aeabi_dcmpgt>
 8004266:	2800      	cmp	r0, #0
 8004268:	d1e6      	bne.n	8004238 <__ieee754_asin+0x68>
 800426a:	ec45 4b10 	vmov	d0, r4, r5
 800426e:	f7ff fda3 	bl	8003db8 <fabs>
 8004272:	49a3      	ldr	r1, [pc, #652]	@ (8004500 <__ieee754_asin+0x330>)
 8004274:	ec53 2b10 	vmov	r2, r3, d0
 8004278:	2000      	movs	r0, #0
 800427a:	f7fb ffb1 	bl	80001e0 <__aeabi_dsub>
 800427e:	4ba1      	ldr	r3, [pc, #644]	@ (8004504 <__ieee754_asin+0x334>)
 8004280:	2200      	movs	r2, #0
 8004282:	f7fc f965 	bl	8000550 <__aeabi_dmul>
 8004286:	a388      	add	r3, pc, #544	@ (adr r3, 80044a8 <__ieee754_asin+0x2d8>)
 8004288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428c:	4604      	mov	r4, r0
 800428e:	460d      	mov	r5, r1
 8004290:	f7fc f95e 	bl	8000550 <__aeabi_dmul>
 8004294:	a386      	add	r3, pc, #536	@ (adr r3, 80044b0 <__ieee754_asin+0x2e0>)
 8004296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429a:	f7fb ffa3 	bl	80001e4 <__adddf3>
 800429e:	4622      	mov	r2, r4
 80042a0:	462b      	mov	r3, r5
 80042a2:	f7fc f955 	bl	8000550 <__aeabi_dmul>
 80042a6:	a384      	add	r3, pc, #528	@ (adr r3, 80044b8 <__ieee754_asin+0x2e8>)
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	f7fb ff98 	bl	80001e0 <__aeabi_dsub>
 80042b0:	4622      	mov	r2, r4
 80042b2:	462b      	mov	r3, r5
 80042b4:	f7fc f94c 	bl	8000550 <__aeabi_dmul>
 80042b8:	a381      	add	r3, pc, #516	@ (adr r3, 80044c0 <__ieee754_asin+0x2f0>)
 80042ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042be:	f7fb ff91 	bl	80001e4 <__adddf3>
 80042c2:	4622      	mov	r2, r4
 80042c4:	462b      	mov	r3, r5
 80042c6:	f7fc f943 	bl	8000550 <__aeabi_dmul>
 80042ca:	a37f      	add	r3, pc, #508	@ (adr r3, 80044c8 <__ieee754_asin+0x2f8>)
 80042cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d0:	f7fb ff86 	bl	80001e0 <__aeabi_dsub>
 80042d4:	4622      	mov	r2, r4
 80042d6:	462b      	mov	r3, r5
 80042d8:	f7fc f93a 	bl	8000550 <__aeabi_dmul>
 80042dc:	a37c      	add	r3, pc, #496	@ (adr r3, 80044d0 <__ieee754_asin+0x300>)
 80042de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e2:	f7fb ff7f 	bl	80001e4 <__adddf3>
 80042e6:	4622      	mov	r2, r4
 80042e8:	462b      	mov	r3, r5
 80042ea:	f7fc f931 	bl	8000550 <__aeabi_dmul>
 80042ee:	a37a      	add	r3, pc, #488	@ (adr r3, 80044d8 <__ieee754_asin+0x308>)
 80042f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042f8:	4620      	mov	r0, r4
 80042fa:	4629      	mov	r1, r5
 80042fc:	f7fc f928 	bl	8000550 <__aeabi_dmul>
 8004300:	a377      	add	r3, pc, #476	@ (adr r3, 80044e0 <__ieee754_asin+0x310>)
 8004302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004306:	f7fb ff6b 	bl	80001e0 <__aeabi_dsub>
 800430a:	4622      	mov	r2, r4
 800430c:	462b      	mov	r3, r5
 800430e:	f7fc f91f 	bl	8000550 <__aeabi_dmul>
 8004312:	a375      	add	r3, pc, #468	@ (adr r3, 80044e8 <__ieee754_asin+0x318>)
 8004314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004318:	f7fb ff64 	bl	80001e4 <__adddf3>
 800431c:	4622      	mov	r2, r4
 800431e:	462b      	mov	r3, r5
 8004320:	f7fc f916 	bl	8000550 <__aeabi_dmul>
 8004324:	a372      	add	r3, pc, #456	@ (adr r3, 80044f0 <__ieee754_asin+0x320>)
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	f7fb ff59 	bl	80001e0 <__aeabi_dsub>
 800432e:	4622      	mov	r2, r4
 8004330:	462b      	mov	r3, r5
 8004332:	f7fc f90d 	bl	8000550 <__aeabi_dmul>
 8004336:	4b72      	ldr	r3, [pc, #456]	@ (8004500 <__ieee754_asin+0x330>)
 8004338:	2200      	movs	r2, #0
 800433a:	f7fb ff53 	bl	80001e4 <__adddf3>
 800433e:	ec45 4b10 	vmov	d0, r4, r5
 8004342:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004346:	f000 fdc7 	bl	8004ed8 <__ieee754_sqrt>
 800434a:	4b6f      	ldr	r3, [pc, #444]	@ (8004508 <__ieee754_asin+0x338>)
 800434c:	429e      	cmp	r6, r3
 800434e:	ec5b ab10 	vmov	sl, fp, d0
 8004352:	f240 80db 	bls.w	800450c <__ieee754_asin+0x33c>
 8004356:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800435a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800435e:	f7fc fa21 	bl	80007a4 <__aeabi_ddiv>
 8004362:	4652      	mov	r2, sl
 8004364:	465b      	mov	r3, fp
 8004366:	f7fc f8f3 	bl	8000550 <__aeabi_dmul>
 800436a:	4652      	mov	r2, sl
 800436c:	465b      	mov	r3, fp
 800436e:	f7fb ff39 	bl	80001e4 <__adddf3>
 8004372:	4602      	mov	r2, r0
 8004374:	460b      	mov	r3, r1
 8004376:	f7fb ff35 	bl	80001e4 <__adddf3>
 800437a:	a347      	add	r3, pc, #284	@ (adr r3, 8004498 <__ieee754_asin+0x2c8>)
 800437c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004380:	f7fb ff2e 	bl	80001e0 <__aeabi_dsub>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	a141      	add	r1, pc, #260	@ (adr r1, 8004490 <__ieee754_asin+0x2c0>)
 800438a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800438e:	f7fb ff27 	bl	80001e0 <__aeabi_dsub>
 8004392:	9b01      	ldr	r3, [sp, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	bfdc      	itt	le
 8004398:	4602      	movle	r2, r0
 800439a:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800439e:	4604      	mov	r4, r0
 80043a0:	460d      	mov	r5, r1
 80043a2:	bfdc      	itt	le
 80043a4:	4614      	movle	r4, r2
 80043a6:	461d      	movle	r5, r3
 80043a8:	e746      	b.n	8004238 <__ieee754_asin+0x68>
 80043aa:	4622      	mov	r2, r4
 80043ac:	462b      	mov	r3, r5
 80043ae:	4620      	mov	r0, r4
 80043b0:	4629      	mov	r1, r5
 80043b2:	f7fc f8cd 	bl	8000550 <__aeabi_dmul>
 80043b6:	a33c      	add	r3, pc, #240	@ (adr r3, 80044a8 <__ieee754_asin+0x2d8>)
 80043b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043bc:	4606      	mov	r6, r0
 80043be:	460f      	mov	r7, r1
 80043c0:	f7fc f8c6 	bl	8000550 <__aeabi_dmul>
 80043c4:	a33a      	add	r3, pc, #232	@ (adr r3, 80044b0 <__ieee754_asin+0x2e0>)
 80043c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ca:	f7fb ff0b 	bl	80001e4 <__adddf3>
 80043ce:	4632      	mov	r2, r6
 80043d0:	463b      	mov	r3, r7
 80043d2:	f7fc f8bd 	bl	8000550 <__aeabi_dmul>
 80043d6:	a338      	add	r3, pc, #224	@ (adr r3, 80044b8 <__ieee754_asin+0x2e8>)
 80043d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043dc:	f7fb ff00 	bl	80001e0 <__aeabi_dsub>
 80043e0:	4632      	mov	r2, r6
 80043e2:	463b      	mov	r3, r7
 80043e4:	f7fc f8b4 	bl	8000550 <__aeabi_dmul>
 80043e8:	a335      	add	r3, pc, #212	@ (adr r3, 80044c0 <__ieee754_asin+0x2f0>)
 80043ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ee:	f7fb fef9 	bl	80001e4 <__adddf3>
 80043f2:	4632      	mov	r2, r6
 80043f4:	463b      	mov	r3, r7
 80043f6:	f7fc f8ab 	bl	8000550 <__aeabi_dmul>
 80043fa:	a333      	add	r3, pc, #204	@ (adr r3, 80044c8 <__ieee754_asin+0x2f8>)
 80043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004400:	f7fb feee 	bl	80001e0 <__aeabi_dsub>
 8004404:	4632      	mov	r2, r6
 8004406:	463b      	mov	r3, r7
 8004408:	f7fc f8a2 	bl	8000550 <__aeabi_dmul>
 800440c:	a330      	add	r3, pc, #192	@ (adr r3, 80044d0 <__ieee754_asin+0x300>)
 800440e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004412:	f7fb fee7 	bl	80001e4 <__adddf3>
 8004416:	4632      	mov	r2, r6
 8004418:	463b      	mov	r3, r7
 800441a:	f7fc f899 	bl	8000550 <__aeabi_dmul>
 800441e:	a32e      	add	r3, pc, #184	@ (adr r3, 80044d8 <__ieee754_asin+0x308>)
 8004420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004424:	4680      	mov	r8, r0
 8004426:	4689      	mov	r9, r1
 8004428:	4630      	mov	r0, r6
 800442a:	4639      	mov	r1, r7
 800442c:	f7fc f890 	bl	8000550 <__aeabi_dmul>
 8004430:	a32b      	add	r3, pc, #172	@ (adr r3, 80044e0 <__ieee754_asin+0x310>)
 8004432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004436:	f7fb fed3 	bl	80001e0 <__aeabi_dsub>
 800443a:	4632      	mov	r2, r6
 800443c:	463b      	mov	r3, r7
 800443e:	f7fc f887 	bl	8000550 <__aeabi_dmul>
 8004442:	a329      	add	r3, pc, #164	@ (adr r3, 80044e8 <__ieee754_asin+0x318>)
 8004444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004448:	f7fb fecc 	bl	80001e4 <__adddf3>
 800444c:	4632      	mov	r2, r6
 800444e:	463b      	mov	r3, r7
 8004450:	f7fc f87e 	bl	8000550 <__aeabi_dmul>
 8004454:	a326      	add	r3, pc, #152	@ (adr r3, 80044f0 <__ieee754_asin+0x320>)
 8004456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445a:	f7fb fec1 	bl	80001e0 <__aeabi_dsub>
 800445e:	4632      	mov	r2, r6
 8004460:	463b      	mov	r3, r7
 8004462:	f7fc f875 	bl	8000550 <__aeabi_dmul>
 8004466:	4b26      	ldr	r3, [pc, #152]	@ (8004500 <__ieee754_asin+0x330>)
 8004468:	2200      	movs	r2, #0
 800446a:	f7fb febb 	bl	80001e4 <__adddf3>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	4640      	mov	r0, r8
 8004474:	4649      	mov	r1, r9
 8004476:	f7fc f995 	bl	80007a4 <__aeabi_ddiv>
 800447a:	4622      	mov	r2, r4
 800447c:	462b      	mov	r3, r5
 800447e:	f7fc f867 	bl	8000550 <__aeabi_dmul>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4620      	mov	r0, r4
 8004488:	4629      	mov	r1, r5
 800448a:	e6c6      	b.n	800421a <__ieee754_asin+0x4a>
 800448c:	f3af 8000 	nop.w
 8004490:	54442d18 	.word	0x54442d18
 8004494:	3ff921fb 	.word	0x3ff921fb
 8004498:	33145c07 	.word	0x33145c07
 800449c:	3c91a626 	.word	0x3c91a626
 80044a0:	8800759c 	.word	0x8800759c
 80044a4:	7e37e43c 	.word	0x7e37e43c
 80044a8:	0dfdf709 	.word	0x0dfdf709
 80044ac:	3f023de1 	.word	0x3f023de1
 80044b0:	7501b288 	.word	0x7501b288
 80044b4:	3f49efe0 	.word	0x3f49efe0
 80044b8:	b5688f3b 	.word	0xb5688f3b
 80044bc:	3fa48228 	.word	0x3fa48228
 80044c0:	0e884455 	.word	0x0e884455
 80044c4:	3fc9c155 	.word	0x3fc9c155
 80044c8:	03eb6f7d 	.word	0x03eb6f7d
 80044cc:	3fd4d612 	.word	0x3fd4d612
 80044d0:	55555555 	.word	0x55555555
 80044d4:	3fc55555 	.word	0x3fc55555
 80044d8:	b12e9282 	.word	0xb12e9282
 80044dc:	3fb3b8c5 	.word	0x3fb3b8c5
 80044e0:	1b8d0159 	.word	0x1b8d0159
 80044e4:	3fe6066c 	.word	0x3fe6066c
 80044e8:	9c598ac8 	.word	0x9c598ac8
 80044ec:	40002ae5 	.word	0x40002ae5
 80044f0:	1c8a2d4b 	.word	0x1c8a2d4b
 80044f4:	40033a27 	.word	0x40033a27
 80044f8:	3fefffff 	.word	0x3fefffff
 80044fc:	3fdfffff 	.word	0x3fdfffff
 8004500:	3ff00000 	.word	0x3ff00000
 8004504:	3fe00000 	.word	0x3fe00000
 8004508:	3fef3332 	.word	0x3fef3332
 800450c:	4652      	mov	r2, sl
 800450e:	465b      	mov	r3, fp
 8004510:	4650      	mov	r0, sl
 8004512:	4659      	mov	r1, fp
 8004514:	f7fb fe66 	bl	80001e4 <__adddf3>
 8004518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800451c:	4606      	mov	r6, r0
 800451e:	460f      	mov	r7, r1
 8004520:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004524:	f7fc f93e 	bl	80007a4 <__aeabi_ddiv>
 8004528:	4602      	mov	r2, r0
 800452a:	460b      	mov	r3, r1
 800452c:	4630      	mov	r0, r6
 800452e:	4639      	mov	r1, r7
 8004530:	f7fc f80e 	bl	8000550 <__aeabi_dmul>
 8004534:	f04f 0800 	mov.w	r8, #0
 8004538:	4606      	mov	r6, r0
 800453a:	460f      	mov	r7, r1
 800453c:	4642      	mov	r2, r8
 800453e:	465b      	mov	r3, fp
 8004540:	4640      	mov	r0, r8
 8004542:	4659      	mov	r1, fp
 8004544:	f7fc f804 	bl	8000550 <__aeabi_dmul>
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	4620      	mov	r0, r4
 800454e:	4629      	mov	r1, r5
 8004550:	f7fb fe46 	bl	80001e0 <__aeabi_dsub>
 8004554:	4642      	mov	r2, r8
 8004556:	4604      	mov	r4, r0
 8004558:	460d      	mov	r5, r1
 800455a:	465b      	mov	r3, fp
 800455c:	4650      	mov	r0, sl
 800455e:	4659      	mov	r1, fp
 8004560:	f7fb fe40 	bl	80001e4 <__adddf3>
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	4620      	mov	r0, r4
 800456a:	4629      	mov	r1, r5
 800456c:	f7fc f91a 	bl	80007a4 <__aeabi_ddiv>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	f7fb fe36 	bl	80001e4 <__adddf3>
 8004578:	4602      	mov	r2, r0
 800457a:	460b      	mov	r3, r1
 800457c:	a112      	add	r1, pc, #72	@ (adr r1, 80045c8 <__ieee754_asin+0x3f8>)
 800457e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004582:	f7fb fe2d 	bl	80001e0 <__aeabi_dsub>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	4630      	mov	r0, r6
 800458c:	4639      	mov	r1, r7
 800458e:	f7fb fe27 	bl	80001e0 <__aeabi_dsub>
 8004592:	4642      	mov	r2, r8
 8004594:	4604      	mov	r4, r0
 8004596:	460d      	mov	r5, r1
 8004598:	465b      	mov	r3, fp
 800459a:	4640      	mov	r0, r8
 800459c:	4659      	mov	r1, fp
 800459e:	f7fb fe21 	bl	80001e4 <__adddf3>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	a10a      	add	r1, pc, #40	@ (adr r1, 80045d0 <__ieee754_asin+0x400>)
 80045a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045ac:	f7fb fe18 	bl	80001e0 <__aeabi_dsub>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	4620      	mov	r0, r4
 80045b6:	4629      	mov	r1, r5
 80045b8:	f7fb fe12 	bl	80001e0 <__aeabi_dsub>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	a103      	add	r1, pc, #12	@ (adr r1, 80045d0 <__ieee754_asin+0x400>)
 80045c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045c6:	e6e2      	b.n	800438e <__ieee754_asin+0x1be>
 80045c8:	33145c07 	.word	0x33145c07
 80045cc:	3c91a626 	.word	0x3c91a626
 80045d0:	54442d18 	.word	0x54442d18
 80045d4:	3fe921fb 	.word	0x3fe921fb

080045d8 <__ieee754_fmod>:
 80045d8:	ec53 2b11 	vmov	r2, r3, d1
 80045dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045e0:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
 80045e4:	ea52 0408 	orrs.w	r4, r2, r8
 80045e8:	ec51 0b10 	vmov	r0, r1, d0
 80045ec:	461e      	mov	r6, r3
 80045ee:	4696      	mov	lr, r2
 80045f0:	4694      	mov	ip, r2
 80045f2:	d00c      	beq.n	800460e <__ieee754_fmod+0x36>
 80045f4:	4d76      	ldr	r5, [pc, #472]	@ (80047d0 <__ieee754_fmod+0x1f8>)
 80045f6:	f021 4900 	bic.w	r9, r1, #2147483648	@ 0x80000000
 80045fa:	45a9      	cmp	r9, r5
 80045fc:	460c      	mov	r4, r1
 80045fe:	d806      	bhi.n	800460e <__ieee754_fmod+0x36>
 8004600:	4255      	negs	r5, r2
 8004602:	4f74      	ldr	r7, [pc, #464]	@ (80047d4 <__ieee754_fmod+0x1fc>)
 8004604:	4315      	orrs	r5, r2
 8004606:	ea48 75d5 	orr.w	r5, r8, r5, lsr #31
 800460a:	42bd      	cmp	r5, r7
 800460c:	d909      	bls.n	8004622 <__ieee754_fmod+0x4a>
 800460e:	f7fb ff9f 	bl	8000550 <__aeabi_dmul>
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	f7fc f8c5 	bl	80007a4 <__aeabi_ddiv>
 800461a:	ec41 0b10 	vmov	d0, r0, r1
 800461e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004622:	45c1      	cmp	r9, r8
 8004624:	4682      	mov	sl, r0
 8004626:	4607      	mov	r7, r0
 8004628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800462c:	dc09      	bgt.n	8004642 <__ieee754_fmod+0x6a>
 800462e:	dbf4      	blt.n	800461a <__ieee754_fmod+0x42>
 8004630:	4282      	cmp	r2, r0
 8004632:	d8f2      	bhi.n	800461a <__ieee754_fmod+0x42>
 8004634:	d105      	bne.n	8004642 <__ieee754_fmod+0x6a>
 8004636:	4b68      	ldr	r3, [pc, #416]	@ (80047d8 <__ieee754_fmod+0x200>)
 8004638:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800463c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004640:	e7eb      	b.n	800461a <__ieee754_fmod+0x42>
 8004642:	4964      	ldr	r1, [pc, #400]	@ (80047d4 <__ieee754_fmod+0x1fc>)
 8004644:	420c      	tst	r4, r1
 8004646:	d148      	bne.n	80046da <__ieee754_fmod+0x102>
 8004648:	f1b9 0f00 	cmp.w	r9, #0
 800464c:	d13d      	bne.n	80046ca <__ieee754_fmod+0xf2>
 800464e:	4a63      	ldr	r2, [pc, #396]	@ (80047dc <__ieee754_fmod+0x204>)
 8004650:	4653      	mov	r3, sl
 8004652:	2b00      	cmp	r3, #0
 8004654:	dc36      	bgt.n	80046c4 <__ieee754_fmod+0xec>
 8004656:	420e      	tst	r6, r1
 8004658:	d14f      	bne.n	80046fa <__ieee754_fmod+0x122>
 800465a:	f1b8 0f00 	cmp.w	r8, #0
 800465e:	d144      	bne.n	80046ea <__ieee754_fmod+0x112>
 8004660:	4b5e      	ldr	r3, [pc, #376]	@ (80047dc <__ieee754_fmod+0x204>)
 8004662:	4671      	mov	r1, lr
 8004664:	2900      	cmp	r1, #0
 8004666:	dc3d      	bgt.n	80046e4 <__ieee754_fmod+0x10c>
 8004668:	485d      	ldr	r0, [pc, #372]	@ (80047e0 <__ieee754_fmod+0x208>)
 800466a:	4282      	cmp	r2, r0
 800466c:	db4a      	blt.n	8004704 <__ieee754_fmod+0x12c>
 800466e:	f3c4 0113 	ubfx	r1, r4, #0, #20
 8004672:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004676:	485a      	ldr	r0, [pc, #360]	@ (80047e0 <__ieee754_fmod+0x208>)
 8004678:	4283      	cmp	r3, r0
 800467a:	db57      	blt.n	800472c <__ieee754_fmod+0x154>
 800467c:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8004680:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8004684:	1ad0      	subs	r0, r2, r3
 8004686:	1b8a      	subs	r2, r1, r6
 8004688:	eba7 040c 	sub.w	r4, r7, ip
 800468c:	2800      	cmp	r0, #0
 800468e:	d162      	bne.n	8004756 <__ieee754_fmod+0x17e>
 8004690:	4567      	cmp	r7, ip
 8004692:	bf38      	it	cc
 8004694:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8004698:	2a00      	cmp	r2, #0
 800469a:	bfbc      	itt	lt
 800469c:	463c      	movlt	r4, r7
 800469e:	460a      	movlt	r2, r1
 80046a0:	ea52 0104 	orrs.w	r1, r2, r4
 80046a4:	d0c7      	beq.n	8004636 <__ieee754_fmod+0x5e>
 80046a6:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 80046aa:	db69      	blt.n	8004780 <__ieee754_fmod+0x1a8>
 80046ac:	494c      	ldr	r1, [pc, #304]	@ (80047e0 <__ieee754_fmod+0x208>)
 80046ae:	428b      	cmp	r3, r1
 80046b0:	db6c      	blt.n	800478c <__ieee754_fmod+0x1b4>
 80046b2:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 80046b6:	432a      	orrs	r2, r5
 80046b8:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 80046bc:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 80046c0:	4620      	mov	r0, r4
 80046c2:	e7aa      	b.n	800461a <__ieee754_fmod+0x42>
 80046c4:	3a01      	subs	r2, #1
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	e7c3      	b.n	8004652 <__ieee754_fmod+0x7a>
 80046ca:	4a45      	ldr	r2, [pc, #276]	@ (80047e0 <__ieee754_fmod+0x208>)
 80046cc:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	ddc0      	ble.n	8004656 <__ieee754_fmod+0x7e>
 80046d4:	3a01      	subs	r2, #1
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	e7fa      	b.n	80046d0 <__ieee754_fmod+0xf8>
 80046da:	ea4f 5229 	mov.w	r2, r9, asr #20
 80046de:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80046e2:	e7b8      	b.n	8004656 <__ieee754_fmod+0x7e>
 80046e4:	3b01      	subs	r3, #1
 80046e6:	0049      	lsls	r1, r1, #1
 80046e8:	e7bc      	b.n	8004664 <__ieee754_fmod+0x8c>
 80046ea:	4b3d      	ldr	r3, [pc, #244]	@ (80047e0 <__ieee754_fmod+0x208>)
 80046ec:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 80046f0:	2900      	cmp	r1, #0
 80046f2:	ddb9      	ble.n	8004668 <__ieee754_fmod+0x90>
 80046f4:	3b01      	subs	r3, #1
 80046f6:	0049      	lsls	r1, r1, #1
 80046f8:	e7fa      	b.n	80046f0 <__ieee754_fmod+0x118>
 80046fa:	ea4f 5328 	mov.w	r3, r8, asr #20
 80046fe:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8004702:	e7b1      	b.n	8004668 <__ieee754_fmod+0x90>
 8004704:	1a80      	subs	r0, r0, r2
 8004706:	281f      	cmp	r0, #31
 8004708:	dc0a      	bgt.n	8004720 <__ieee754_fmod+0x148>
 800470a:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 800470e:	fa09 f900 	lsl.w	r9, r9, r0
 8004712:	fa2a f101 	lsr.w	r1, sl, r1
 8004716:	ea41 0109 	orr.w	r1, r1, r9
 800471a:	fa0a f700 	lsl.w	r7, sl, r0
 800471e:	e7aa      	b.n	8004676 <__ieee754_fmod+0x9e>
 8004720:	4930      	ldr	r1, [pc, #192]	@ (80047e4 <__ieee754_fmod+0x20c>)
 8004722:	1a89      	subs	r1, r1, r2
 8004724:	fa0a f101 	lsl.w	r1, sl, r1
 8004728:	2700      	movs	r7, #0
 800472a:	e7a4      	b.n	8004676 <__ieee754_fmod+0x9e>
 800472c:	1ac0      	subs	r0, r0, r3
 800472e:	281f      	cmp	r0, #31
 8004730:	dc0a      	bgt.n	8004748 <__ieee754_fmod+0x170>
 8004732:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 8004736:	fa08 f800 	lsl.w	r8, r8, r0
 800473a:	fa2e f606 	lsr.w	r6, lr, r6
 800473e:	ea46 0608 	orr.w	r6, r6, r8
 8004742:	fa0e fc00 	lsl.w	ip, lr, r0
 8004746:	e79d      	b.n	8004684 <__ieee754_fmod+0xac>
 8004748:	4e26      	ldr	r6, [pc, #152]	@ (80047e4 <__ieee754_fmod+0x20c>)
 800474a:	1af6      	subs	r6, r6, r3
 800474c:	fa0e f606 	lsl.w	r6, lr, r6
 8004750:	f04f 0c00 	mov.w	ip, #0
 8004754:	e796      	b.n	8004684 <__ieee754_fmod+0xac>
 8004756:	4567      	cmp	r7, ip
 8004758:	bf38      	it	cc
 800475a:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800475e:	2a00      	cmp	r2, #0
 8004760:	da05      	bge.n	800476e <__ieee754_fmod+0x196>
 8004762:	0ffa      	lsrs	r2, r7, #31
 8004764:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8004768:	007f      	lsls	r7, r7, #1
 800476a:	3801      	subs	r0, #1
 800476c:	e78b      	b.n	8004686 <__ieee754_fmod+0xae>
 800476e:	ea52 0104 	orrs.w	r1, r2, r4
 8004772:	f43f af60 	beq.w	8004636 <__ieee754_fmod+0x5e>
 8004776:	0fe1      	lsrs	r1, r4, #31
 8004778:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800477c:	0067      	lsls	r7, r4, #1
 800477e:	e7f4      	b.n	800476a <__ieee754_fmod+0x192>
 8004780:	0fe1      	lsrs	r1, r4, #31
 8004782:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004786:	0064      	lsls	r4, r4, #1
 8004788:	3b01      	subs	r3, #1
 800478a:	e78c      	b.n	80046a6 <__ieee754_fmod+0xce>
 800478c:	1ac9      	subs	r1, r1, r3
 800478e:	2914      	cmp	r1, #20
 8004790:	dc0a      	bgt.n	80047a8 <__ieee754_fmod+0x1d0>
 8004792:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8004796:	fa02 f303 	lsl.w	r3, r2, r3
 800479a:	40cc      	lsrs	r4, r1
 800479c:	4323      	orrs	r3, r4
 800479e:	410a      	asrs	r2, r1
 80047a0:	ea42 0105 	orr.w	r1, r2, r5
 80047a4:	4618      	mov	r0, r3
 80047a6:	e738      	b.n	800461a <__ieee754_fmod+0x42>
 80047a8:	291f      	cmp	r1, #31
 80047aa:	dc07      	bgt.n	80047bc <__ieee754_fmod+0x1e4>
 80047ac:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 80047b0:	40cc      	lsrs	r4, r1
 80047b2:	fa02 f303 	lsl.w	r3, r2, r3
 80047b6:	4323      	orrs	r3, r4
 80047b8:	462a      	mov	r2, r5
 80047ba:	e7f1      	b.n	80047a0 <__ieee754_fmod+0x1c8>
 80047bc:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 80047c0:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 80047c4:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 80047c8:	33e2      	adds	r3, #226	@ 0xe2
 80047ca:	fa42 f303 	asr.w	r3, r2, r3
 80047ce:	e7f3      	b.n	80047b8 <__ieee754_fmod+0x1e0>
 80047d0:	7fefffff 	.word	0x7fefffff
 80047d4:	7ff00000 	.word	0x7ff00000
 80047d8:	08016d28 	.word	0x08016d28
 80047dc:	fffffbed 	.word	0xfffffbed
 80047e0:	fffffc02 	.word	0xfffffc02
 80047e4:	fffffbe2 	.word	0xfffffbe2

080047e8 <__ieee754_rem_pio2>:
 80047e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ec:	ec57 6b10 	vmov	r6, r7, d0
 80047f0:	4bc5      	ldr	r3, [pc, #788]	@ (8004b08 <__ieee754_rem_pio2+0x320>)
 80047f2:	b08d      	sub	sp, #52	@ 0x34
 80047f4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80047f8:	4598      	cmp	r8, r3
 80047fa:	4604      	mov	r4, r0
 80047fc:	9704      	str	r7, [sp, #16]
 80047fe:	d807      	bhi.n	8004810 <__ieee754_rem_pio2+0x28>
 8004800:	2200      	movs	r2, #0
 8004802:	2300      	movs	r3, #0
 8004804:	ed80 0b00 	vstr	d0, [r0]
 8004808:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800480c:	2500      	movs	r5, #0
 800480e:	e028      	b.n	8004862 <__ieee754_rem_pio2+0x7a>
 8004810:	4bbe      	ldr	r3, [pc, #760]	@ (8004b0c <__ieee754_rem_pio2+0x324>)
 8004812:	4598      	cmp	r8, r3
 8004814:	d878      	bhi.n	8004908 <__ieee754_rem_pio2+0x120>
 8004816:	9b04      	ldr	r3, [sp, #16]
 8004818:	4dbd      	ldr	r5, [pc, #756]	@ (8004b10 <__ieee754_rem_pio2+0x328>)
 800481a:	2b00      	cmp	r3, #0
 800481c:	4630      	mov	r0, r6
 800481e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8004ad0 <__ieee754_rem_pio2+0x2e8>)
 8004820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004824:	4639      	mov	r1, r7
 8004826:	dd38      	ble.n	800489a <__ieee754_rem_pio2+0xb2>
 8004828:	f7fb fcda 	bl	80001e0 <__aeabi_dsub>
 800482c:	45a8      	cmp	r8, r5
 800482e:	4606      	mov	r6, r0
 8004830:	460f      	mov	r7, r1
 8004832:	d01a      	beq.n	800486a <__ieee754_rem_pio2+0x82>
 8004834:	a3a8      	add	r3, pc, #672	@ (adr r3, 8004ad8 <__ieee754_rem_pio2+0x2f0>)
 8004836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483a:	f7fb fcd1 	bl	80001e0 <__aeabi_dsub>
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	4680      	mov	r8, r0
 8004844:	4689      	mov	r9, r1
 8004846:	4630      	mov	r0, r6
 8004848:	4639      	mov	r1, r7
 800484a:	f7fb fcc9 	bl	80001e0 <__aeabi_dsub>
 800484e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8004ad8 <__ieee754_rem_pio2+0x2f0>)
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	f7fb fcc4 	bl	80001e0 <__aeabi_dsub>
 8004858:	e9c4 8900 	strd	r8, r9, [r4]
 800485c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004860:	2501      	movs	r5, #1
 8004862:	4628      	mov	r0, r5
 8004864:	b00d      	add	sp, #52	@ 0x34
 8004866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800486a:	a39d      	add	r3, pc, #628	@ (adr r3, 8004ae0 <__ieee754_rem_pio2+0x2f8>)
 800486c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004870:	f7fb fcb6 	bl	80001e0 <__aeabi_dsub>
 8004874:	a39c      	add	r3, pc, #624	@ (adr r3, 8004ae8 <__ieee754_rem_pio2+0x300>)
 8004876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487a:	4606      	mov	r6, r0
 800487c:	460f      	mov	r7, r1
 800487e:	f7fb fcaf 	bl	80001e0 <__aeabi_dsub>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4680      	mov	r8, r0
 8004888:	4689      	mov	r9, r1
 800488a:	4630      	mov	r0, r6
 800488c:	4639      	mov	r1, r7
 800488e:	f7fb fca7 	bl	80001e0 <__aeabi_dsub>
 8004892:	a395      	add	r3, pc, #596	@ (adr r3, 8004ae8 <__ieee754_rem_pio2+0x300>)
 8004894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004898:	e7dc      	b.n	8004854 <__ieee754_rem_pio2+0x6c>
 800489a:	f7fb fca3 	bl	80001e4 <__adddf3>
 800489e:	45a8      	cmp	r8, r5
 80048a0:	4606      	mov	r6, r0
 80048a2:	460f      	mov	r7, r1
 80048a4:	d018      	beq.n	80048d8 <__ieee754_rem_pio2+0xf0>
 80048a6:	a38c      	add	r3, pc, #560	@ (adr r3, 8004ad8 <__ieee754_rem_pio2+0x2f0>)
 80048a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ac:	f7fb fc9a 	bl	80001e4 <__adddf3>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	4680      	mov	r8, r0
 80048b6:	4689      	mov	r9, r1
 80048b8:	4630      	mov	r0, r6
 80048ba:	4639      	mov	r1, r7
 80048bc:	f7fb fc90 	bl	80001e0 <__aeabi_dsub>
 80048c0:	a385      	add	r3, pc, #532	@ (adr r3, 8004ad8 <__ieee754_rem_pio2+0x2f0>)
 80048c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c6:	f7fb fc8d 	bl	80001e4 <__adddf3>
 80048ca:	f04f 35ff 	mov.w	r5, #4294967295
 80048ce:	e9c4 8900 	strd	r8, r9, [r4]
 80048d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80048d6:	e7c4      	b.n	8004862 <__ieee754_rem_pio2+0x7a>
 80048d8:	a381      	add	r3, pc, #516	@ (adr r3, 8004ae0 <__ieee754_rem_pio2+0x2f8>)
 80048da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048de:	f7fb fc81 	bl	80001e4 <__adddf3>
 80048e2:	a381      	add	r3, pc, #516	@ (adr r3, 8004ae8 <__ieee754_rem_pio2+0x300>)
 80048e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e8:	4606      	mov	r6, r0
 80048ea:	460f      	mov	r7, r1
 80048ec:	f7fb fc7a 	bl	80001e4 <__adddf3>
 80048f0:	4602      	mov	r2, r0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4680      	mov	r8, r0
 80048f6:	4689      	mov	r9, r1
 80048f8:	4630      	mov	r0, r6
 80048fa:	4639      	mov	r1, r7
 80048fc:	f7fb fc70 	bl	80001e0 <__aeabi_dsub>
 8004900:	a379      	add	r3, pc, #484	@ (adr r3, 8004ae8 <__ieee754_rem_pio2+0x300>)
 8004902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004906:	e7de      	b.n	80048c6 <__ieee754_rem_pio2+0xde>
 8004908:	4b82      	ldr	r3, [pc, #520]	@ (8004b14 <__ieee754_rem_pio2+0x32c>)
 800490a:	4598      	cmp	r8, r3
 800490c:	f200 80d1 	bhi.w	8004ab2 <__ieee754_rem_pio2+0x2ca>
 8004910:	f7ff fa52 	bl	8003db8 <fabs>
 8004914:	ec57 6b10 	vmov	r6, r7, d0
 8004918:	a375      	add	r3, pc, #468	@ (adr r3, 8004af0 <__ieee754_rem_pio2+0x308>)
 800491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800491e:	4630      	mov	r0, r6
 8004920:	4639      	mov	r1, r7
 8004922:	f7fb fe15 	bl	8000550 <__aeabi_dmul>
 8004926:	4b7c      	ldr	r3, [pc, #496]	@ (8004b18 <__ieee754_rem_pio2+0x330>)
 8004928:	2200      	movs	r2, #0
 800492a:	f7fb fc5b 	bl	80001e4 <__adddf3>
 800492e:	f7fc f8bf 	bl	8000ab0 <__aeabi_d2iz>
 8004932:	4605      	mov	r5, r0
 8004934:	f7fb fda2 	bl	800047c <__aeabi_i2d>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004940:	a363      	add	r3, pc, #396	@ (adr r3, 8004ad0 <__ieee754_rem_pio2+0x2e8>)
 8004942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004946:	f7fb fe03 	bl	8000550 <__aeabi_dmul>
 800494a:	4602      	mov	r2, r0
 800494c:	460b      	mov	r3, r1
 800494e:	4630      	mov	r0, r6
 8004950:	4639      	mov	r1, r7
 8004952:	f7fb fc45 	bl	80001e0 <__aeabi_dsub>
 8004956:	a360      	add	r3, pc, #384	@ (adr r3, 8004ad8 <__ieee754_rem_pio2+0x2f0>)
 8004958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495c:	4682      	mov	sl, r0
 800495e:	468b      	mov	fp, r1
 8004960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004964:	f7fb fdf4 	bl	8000550 <__aeabi_dmul>
 8004968:	2d1f      	cmp	r5, #31
 800496a:	4606      	mov	r6, r0
 800496c:	460f      	mov	r7, r1
 800496e:	dc0c      	bgt.n	800498a <__ieee754_rem_pio2+0x1a2>
 8004970:	4b6a      	ldr	r3, [pc, #424]	@ (8004b1c <__ieee754_rem_pio2+0x334>)
 8004972:	1e6a      	subs	r2, r5, #1
 8004974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004978:	4543      	cmp	r3, r8
 800497a:	d006      	beq.n	800498a <__ieee754_rem_pio2+0x1a2>
 800497c:	4632      	mov	r2, r6
 800497e:	463b      	mov	r3, r7
 8004980:	4650      	mov	r0, sl
 8004982:	4659      	mov	r1, fp
 8004984:	f7fb fc2c 	bl	80001e0 <__aeabi_dsub>
 8004988:	e00e      	b.n	80049a8 <__ieee754_rem_pio2+0x1c0>
 800498a:	463b      	mov	r3, r7
 800498c:	4632      	mov	r2, r6
 800498e:	4650      	mov	r0, sl
 8004990:	4659      	mov	r1, fp
 8004992:	f7fb fc25 	bl	80001e0 <__aeabi_dsub>
 8004996:	ea4f 5328 	mov.w	r3, r8, asr #20
 800499a:	9305      	str	r3, [sp, #20]
 800499c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80049a0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80049a4:	2b10      	cmp	r3, #16
 80049a6:	dc02      	bgt.n	80049ae <__ieee754_rem_pio2+0x1c6>
 80049a8:	e9c4 0100 	strd	r0, r1, [r4]
 80049ac:	e039      	b.n	8004a22 <__ieee754_rem_pio2+0x23a>
 80049ae:	a34c      	add	r3, pc, #304	@ (adr r3, 8004ae0 <__ieee754_rem_pio2+0x2f8>)
 80049b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049b8:	f7fb fdca 	bl	8000550 <__aeabi_dmul>
 80049bc:	4606      	mov	r6, r0
 80049be:	460f      	mov	r7, r1
 80049c0:	4602      	mov	r2, r0
 80049c2:	460b      	mov	r3, r1
 80049c4:	4650      	mov	r0, sl
 80049c6:	4659      	mov	r1, fp
 80049c8:	f7fb fc0a 	bl	80001e0 <__aeabi_dsub>
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4680      	mov	r8, r0
 80049d2:	4689      	mov	r9, r1
 80049d4:	4650      	mov	r0, sl
 80049d6:	4659      	mov	r1, fp
 80049d8:	f7fb fc02 	bl	80001e0 <__aeabi_dsub>
 80049dc:	4632      	mov	r2, r6
 80049de:	463b      	mov	r3, r7
 80049e0:	f7fb fbfe 	bl	80001e0 <__aeabi_dsub>
 80049e4:	a340      	add	r3, pc, #256	@ (adr r3, 8004ae8 <__ieee754_rem_pio2+0x300>)
 80049e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ea:	4606      	mov	r6, r0
 80049ec:	460f      	mov	r7, r1
 80049ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049f2:	f7fb fdad 	bl	8000550 <__aeabi_dmul>
 80049f6:	4632      	mov	r2, r6
 80049f8:	463b      	mov	r3, r7
 80049fa:	f7fb fbf1 	bl	80001e0 <__aeabi_dsub>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	4606      	mov	r6, r0
 8004a04:	460f      	mov	r7, r1
 8004a06:	4640      	mov	r0, r8
 8004a08:	4649      	mov	r1, r9
 8004a0a:	f7fb fbe9 	bl	80001e0 <__aeabi_dsub>
 8004a0e:	9a05      	ldr	r2, [sp, #20]
 8004a10:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b31      	cmp	r3, #49	@ 0x31
 8004a18:	dc20      	bgt.n	8004a5c <__ieee754_rem_pio2+0x274>
 8004a1a:	e9c4 0100 	strd	r0, r1, [r4]
 8004a1e:	46c2      	mov	sl, r8
 8004a20:	46cb      	mov	fp, r9
 8004a22:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004a26:	4650      	mov	r0, sl
 8004a28:	4642      	mov	r2, r8
 8004a2a:	464b      	mov	r3, r9
 8004a2c:	4659      	mov	r1, fp
 8004a2e:	f7fb fbd7 	bl	80001e0 <__aeabi_dsub>
 8004a32:	463b      	mov	r3, r7
 8004a34:	4632      	mov	r2, r6
 8004a36:	f7fb fbd3 	bl	80001e0 <__aeabi_dsub>
 8004a3a:	9b04      	ldr	r3, [sp, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a42:	f6bf af0e 	bge.w	8004862 <__ieee754_rem_pio2+0x7a>
 8004a46:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8004a4a:	6063      	str	r3, [r4, #4]
 8004a4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004a50:	f8c4 8000 	str.w	r8, [r4]
 8004a54:	60a0      	str	r0, [r4, #8]
 8004a56:	60e3      	str	r3, [r4, #12]
 8004a58:	426d      	negs	r5, r5
 8004a5a:	e702      	b.n	8004862 <__ieee754_rem_pio2+0x7a>
 8004a5c:	a326      	add	r3, pc, #152	@ (adr r3, 8004af8 <__ieee754_rem_pio2+0x310>)
 8004a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a66:	f7fb fd73 	bl	8000550 <__aeabi_dmul>
 8004a6a:	4606      	mov	r6, r0
 8004a6c:	460f      	mov	r7, r1
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	4640      	mov	r0, r8
 8004a74:	4649      	mov	r1, r9
 8004a76:	f7fb fbb3 	bl	80001e0 <__aeabi_dsub>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4682      	mov	sl, r0
 8004a80:	468b      	mov	fp, r1
 8004a82:	4640      	mov	r0, r8
 8004a84:	4649      	mov	r1, r9
 8004a86:	f7fb fbab 	bl	80001e0 <__aeabi_dsub>
 8004a8a:	4632      	mov	r2, r6
 8004a8c:	463b      	mov	r3, r7
 8004a8e:	f7fb fba7 	bl	80001e0 <__aeabi_dsub>
 8004a92:	a31b      	add	r3, pc, #108	@ (adr r3, 8004b00 <__ieee754_rem_pio2+0x318>)
 8004a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a98:	4606      	mov	r6, r0
 8004a9a:	460f      	mov	r7, r1
 8004a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004aa0:	f7fb fd56 	bl	8000550 <__aeabi_dmul>
 8004aa4:	4632      	mov	r2, r6
 8004aa6:	463b      	mov	r3, r7
 8004aa8:	f7fb fb9a 	bl	80001e0 <__aeabi_dsub>
 8004aac:	4606      	mov	r6, r0
 8004aae:	460f      	mov	r7, r1
 8004ab0:	e764      	b.n	800497c <__ieee754_rem_pio2+0x194>
 8004ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b20 <__ieee754_rem_pio2+0x338>)
 8004ab4:	4598      	cmp	r8, r3
 8004ab6:	d935      	bls.n	8004b24 <__ieee754_rem_pio2+0x33c>
 8004ab8:	4632      	mov	r2, r6
 8004aba:	463b      	mov	r3, r7
 8004abc:	4630      	mov	r0, r6
 8004abe:	4639      	mov	r1, r7
 8004ac0:	f7fb fb8e 	bl	80001e0 <__aeabi_dsub>
 8004ac4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004ac8:	e9c4 0100 	strd	r0, r1, [r4]
 8004acc:	e69e      	b.n	800480c <__ieee754_rem_pio2+0x24>
 8004ace:	bf00      	nop
 8004ad0:	54400000 	.word	0x54400000
 8004ad4:	3ff921fb 	.word	0x3ff921fb
 8004ad8:	1a626331 	.word	0x1a626331
 8004adc:	3dd0b461 	.word	0x3dd0b461
 8004ae0:	1a600000 	.word	0x1a600000
 8004ae4:	3dd0b461 	.word	0x3dd0b461
 8004ae8:	2e037073 	.word	0x2e037073
 8004aec:	3ba3198a 	.word	0x3ba3198a
 8004af0:	6dc9c883 	.word	0x6dc9c883
 8004af4:	3fe45f30 	.word	0x3fe45f30
 8004af8:	2e000000 	.word	0x2e000000
 8004afc:	3ba3198a 	.word	0x3ba3198a
 8004b00:	252049c1 	.word	0x252049c1
 8004b04:	397b839a 	.word	0x397b839a
 8004b08:	3fe921fb 	.word	0x3fe921fb
 8004b0c:	4002d97b 	.word	0x4002d97b
 8004b10:	3ff921fb 	.word	0x3ff921fb
 8004b14:	413921fb 	.word	0x413921fb
 8004b18:	3fe00000 	.word	0x3fe00000
 8004b1c:	08016d38 	.word	0x08016d38
 8004b20:	7fefffff 	.word	0x7fefffff
 8004b24:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004b28:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8004b2c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004b30:	4630      	mov	r0, r6
 8004b32:	460f      	mov	r7, r1
 8004b34:	f7fb ffbc 	bl	8000ab0 <__aeabi_d2iz>
 8004b38:	f7fb fca0 	bl	800047c <__aeabi_i2d>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4630      	mov	r0, r6
 8004b42:	4639      	mov	r1, r7
 8004b44:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b48:	f7fb fb4a 	bl	80001e0 <__aeabi_dsub>
 8004b4c:	4b22      	ldr	r3, [pc, #136]	@ (8004bd8 <__ieee754_rem_pio2+0x3f0>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f7fb fcfe 	bl	8000550 <__aeabi_dmul>
 8004b54:	460f      	mov	r7, r1
 8004b56:	4606      	mov	r6, r0
 8004b58:	f7fb ffaa 	bl	8000ab0 <__aeabi_d2iz>
 8004b5c:	f7fb fc8e 	bl	800047c <__aeabi_i2d>
 8004b60:	4602      	mov	r2, r0
 8004b62:	460b      	mov	r3, r1
 8004b64:	4630      	mov	r0, r6
 8004b66:	4639      	mov	r1, r7
 8004b68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004b6c:	f7fb fb38 	bl	80001e0 <__aeabi_dsub>
 8004b70:	4b19      	ldr	r3, [pc, #100]	@ (8004bd8 <__ieee754_rem_pio2+0x3f0>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	f7fb fcec 	bl	8000550 <__aeabi_dmul>
 8004b78:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8004b7c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004b80:	f04f 0803 	mov.w	r8, #3
 8004b84:	2600      	movs	r6, #0
 8004b86:	2700      	movs	r7, #0
 8004b88:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004b8c:	4632      	mov	r2, r6
 8004b8e:	463b      	mov	r3, r7
 8004b90:	46c2      	mov	sl, r8
 8004b92:	f108 38ff 	add.w	r8, r8, #4294967295
 8004b96:	f7fb ff43 	bl	8000a20 <__aeabi_dcmpeq>
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	d1f4      	bne.n	8004b88 <__ieee754_rem_pio2+0x3a0>
 8004b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8004bdc <__ieee754_rem_pio2+0x3f4>)
 8004ba0:	9301      	str	r3, [sp, #4]
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	462a      	mov	r2, r5
 8004ba8:	4653      	mov	r3, sl
 8004baa:	4621      	mov	r1, r4
 8004bac:	a806      	add	r0, sp, #24
 8004bae:	f000 fa6b 	bl	8005088 <__kernel_rem_pio2>
 8004bb2:	9b04      	ldr	r3, [sp, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	4605      	mov	r5, r0
 8004bb8:	f6bf ae53 	bge.w	8004862 <__ieee754_rem_pio2+0x7a>
 8004bbc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004bc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004bc4:	e9c4 2300 	strd	r2, r3, [r4]
 8004bc8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004bcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004bd0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004bd4:	e740      	b.n	8004a58 <__ieee754_rem_pio2+0x270>
 8004bd6:	bf00      	nop
 8004bd8:	41700000 	.word	0x41700000
 8004bdc:	08016db8 	.word	0x08016db8

08004be0 <__ieee754_atan2f>:
 8004be0:	ee10 2a90 	vmov	r2, s1
 8004be4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8004be8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8004bec:	b510      	push	{r4, lr}
 8004bee:	eef0 7a40 	vmov.f32	s15, s0
 8004bf2:	d806      	bhi.n	8004c02 <__ieee754_atan2f+0x22>
 8004bf4:	ee10 0a10 	vmov	r0, s0
 8004bf8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8004bfc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004c00:	d904      	bls.n	8004c0c <__ieee754_atan2f+0x2c>
 8004c02:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8004c06:	eeb0 0a67 	vmov.f32	s0, s15
 8004c0a:	bd10      	pop	{r4, pc}
 8004c0c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8004c10:	d103      	bne.n	8004c1a <__ieee754_atan2f+0x3a>
 8004c12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c16:	f000 b883 	b.w	8004d20 <atanf>
 8004c1a:	1794      	asrs	r4, r2, #30
 8004c1c:	f004 0402 	and.w	r4, r4, #2
 8004c20:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8004c24:	b943      	cbnz	r3, 8004c38 <__ieee754_atan2f+0x58>
 8004c26:	2c02      	cmp	r4, #2
 8004c28:	d05e      	beq.n	8004ce8 <__ieee754_atan2f+0x108>
 8004c2a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8004cfc <__ieee754_atan2f+0x11c>
 8004c2e:	2c03      	cmp	r4, #3
 8004c30:	bf08      	it	eq
 8004c32:	eef0 7a47 	vmoveq.f32	s15, s14
 8004c36:	e7e6      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004c38:	b941      	cbnz	r1, 8004c4c <__ieee754_atan2f+0x6c>
 8004c3a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8004d00 <__ieee754_atan2f+0x120>
 8004c3e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8004d04 <__ieee754_atan2f+0x124>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	bfa8      	it	ge
 8004c46:	eef0 7a47 	vmovge.f32	s15, s14
 8004c4a:	e7dc      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004c4c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8004c50:	d110      	bne.n	8004c74 <__ieee754_atan2f+0x94>
 8004c52:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004c56:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c5a:	d107      	bne.n	8004c6c <__ieee754_atan2f+0x8c>
 8004c5c:	2c02      	cmp	r4, #2
 8004c5e:	d846      	bhi.n	8004cee <__ieee754_atan2f+0x10e>
 8004c60:	4b29      	ldr	r3, [pc, #164]	@ (8004d08 <__ieee754_atan2f+0x128>)
 8004c62:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004c66:	edd3 7a00 	vldr	s15, [r3]
 8004c6a:	e7cc      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004c6c:	2c02      	cmp	r4, #2
 8004c6e:	d841      	bhi.n	8004cf4 <__ieee754_atan2f+0x114>
 8004c70:	4b26      	ldr	r3, [pc, #152]	@ (8004d0c <__ieee754_atan2f+0x12c>)
 8004c72:	e7f6      	b.n	8004c62 <__ieee754_atan2f+0x82>
 8004c74:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004c78:	d0df      	beq.n	8004c3a <__ieee754_atan2f+0x5a>
 8004c7a:	1a5b      	subs	r3, r3, r1
 8004c7c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8004c80:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8004c84:	da1a      	bge.n	8004cbc <__ieee754_atan2f+0xdc>
 8004c86:	2a00      	cmp	r2, #0
 8004c88:	da01      	bge.n	8004c8e <__ieee754_atan2f+0xae>
 8004c8a:	313c      	adds	r1, #60	@ 0x3c
 8004c8c:	db19      	blt.n	8004cc2 <__ieee754_atan2f+0xe2>
 8004c8e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8004c92:	f000 f919 	bl	8004ec8 <fabsf>
 8004c96:	f000 f843 	bl	8004d20 <atanf>
 8004c9a:	eef0 7a40 	vmov.f32	s15, s0
 8004c9e:	2c01      	cmp	r4, #1
 8004ca0:	d012      	beq.n	8004cc8 <__ieee754_atan2f+0xe8>
 8004ca2:	2c02      	cmp	r4, #2
 8004ca4:	d017      	beq.n	8004cd6 <__ieee754_atan2f+0xf6>
 8004ca6:	2c00      	cmp	r4, #0
 8004ca8:	d0ad      	beq.n	8004c06 <__ieee754_atan2f+0x26>
 8004caa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8004d10 <__ieee754_atan2f+0x130>
 8004cae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cb2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004d14 <__ieee754_atan2f+0x134>
 8004cb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004cba:	e7a4      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004cbc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8004d04 <__ieee754_atan2f+0x124>
 8004cc0:	e7ed      	b.n	8004c9e <__ieee754_atan2f+0xbe>
 8004cc2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8004d18 <__ieee754_atan2f+0x138>
 8004cc6:	e7ea      	b.n	8004c9e <__ieee754_atan2f+0xbe>
 8004cc8:	ee17 3a90 	vmov	r3, s15
 8004ccc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004cd0:	ee07 3a90 	vmov	s15, r3
 8004cd4:	e797      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004cd6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004d10 <__ieee754_atan2f+0x130>
 8004cda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cde:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8004d14 <__ieee754_atan2f+0x134>
 8004ce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ce6:	e78e      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004ce8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8004d14 <__ieee754_atan2f+0x134>
 8004cec:	e78b      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004cee:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8004d1c <__ieee754_atan2f+0x13c>
 8004cf2:	e788      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004cf4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8004d18 <__ieee754_atan2f+0x138>
 8004cf8:	e785      	b.n	8004c06 <__ieee754_atan2f+0x26>
 8004cfa:	bf00      	nop
 8004cfc:	c0490fdb 	.word	0xc0490fdb
 8004d00:	bfc90fdb 	.word	0xbfc90fdb
 8004d04:	3fc90fdb 	.word	0x3fc90fdb
 8004d08:	08016ecc 	.word	0x08016ecc
 8004d0c:	08016ec0 	.word	0x08016ec0
 8004d10:	33bbbd2e 	.word	0x33bbbd2e
 8004d14:	40490fdb 	.word	0x40490fdb
 8004d18:	00000000 	.word	0x00000000
 8004d1c:	3f490fdb 	.word	0x3f490fdb

08004d20 <atanf>:
 8004d20:	b538      	push	{r3, r4, r5, lr}
 8004d22:	ee10 5a10 	vmov	r5, s0
 8004d26:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8004d2a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8004d2e:	eef0 7a40 	vmov.f32	s15, s0
 8004d32:	d310      	bcc.n	8004d56 <atanf+0x36>
 8004d34:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8004d38:	d904      	bls.n	8004d44 <atanf+0x24>
 8004d3a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8004d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8004d42:	bd38      	pop	{r3, r4, r5, pc}
 8004d44:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8004e7c <atanf+0x15c>
 8004d48:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8004e80 <atanf+0x160>
 8004d4c:	2d00      	cmp	r5, #0
 8004d4e:	bfc8      	it	gt
 8004d50:	eef0 7a47 	vmovgt.f32	s15, s14
 8004d54:	e7f3      	b.n	8004d3e <atanf+0x1e>
 8004d56:	4b4b      	ldr	r3, [pc, #300]	@ (8004e84 <atanf+0x164>)
 8004d58:	429c      	cmp	r4, r3
 8004d5a:	d810      	bhi.n	8004d7e <atanf+0x5e>
 8004d5c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8004d60:	d20a      	bcs.n	8004d78 <atanf+0x58>
 8004d62:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8004e88 <atanf+0x168>
 8004d66:	ee30 7a07 	vadd.f32	s14, s0, s14
 8004d6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d6e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d76:	dce2      	bgt.n	8004d3e <atanf+0x1e>
 8004d78:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7c:	e013      	b.n	8004da6 <atanf+0x86>
 8004d7e:	f000 f8a3 	bl	8004ec8 <fabsf>
 8004d82:	4b42      	ldr	r3, [pc, #264]	@ (8004e8c <atanf+0x16c>)
 8004d84:	429c      	cmp	r4, r3
 8004d86:	d84f      	bhi.n	8004e28 <atanf+0x108>
 8004d88:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8004d8c:	429c      	cmp	r4, r3
 8004d8e:	d841      	bhi.n	8004e14 <atanf+0xf4>
 8004d90:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8004d94:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004d98:	eea0 7a27 	vfma.f32	s14, s0, s15
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004da2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8004dac:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8004e90 <atanf+0x170>
 8004db0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8004e94 <atanf+0x174>
 8004db4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8004e98 <atanf+0x178>
 8004db8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8004dbc:	eee6 5a87 	vfma.f32	s11, s13, s14
 8004dc0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8004e9c <atanf+0x17c>
 8004dc4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8004dc8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8004ea0 <atanf+0x180>
 8004dcc:	eee7 5a26 	vfma.f32	s11, s14, s13
 8004dd0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8004ea4 <atanf+0x184>
 8004dd4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8004dd8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8004ea8 <atanf+0x188>
 8004ddc:	eee7 5a26 	vfma.f32	s11, s14, s13
 8004de0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004eac <atanf+0x18c>
 8004de4:	eea6 5a87 	vfma.f32	s10, s13, s14
 8004de8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8004eb0 <atanf+0x190>
 8004dec:	eea5 7a26 	vfma.f32	s14, s10, s13
 8004df0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8004eb4 <atanf+0x194>
 8004df4:	eea7 5a26 	vfma.f32	s10, s14, s13
 8004df8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004eb8 <atanf+0x198>
 8004dfc:	eea5 7a26 	vfma.f32	s14, s10, s13
 8004e00:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004e04:	eea5 7a86 	vfma.f32	s14, s11, s12
 8004e08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e0c:	d121      	bne.n	8004e52 <atanf+0x132>
 8004e0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e12:	e794      	b.n	8004d3e <atanf+0x1e>
 8004e14:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004e18:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004e1c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004e20:	2301      	movs	r3, #1
 8004e22:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8004e26:	e7be      	b.n	8004da6 <atanf+0x86>
 8004e28:	4b24      	ldr	r3, [pc, #144]	@ (8004ebc <atanf+0x19c>)
 8004e2a:	429c      	cmp	r4, r3
 8004e2c:	d80b      	bhi.n	8004e46 <atanf+0x126>
 8004e2e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8004e32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e36:	eea0 7a27 	vfma.f32	s14, s0, s15
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8004e40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e44:	e7af      	b.n	8004da6 <atanf+0x86>
 8004e46:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004e4a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e7a9      	b.n	8004da6 <atanf+0x86>
 8004e52:	4a1b      	ldr	r2, [pc, #108]	@ (8004ec0 <atanf+0x1a0>)
 8004e54:	491b      	ldr	r1, [pc, #108]	@ (8004ec4 <atanf+0x1a4>)
 8004e56:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004e5a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8004e5e:	edd3 6a00 	vldr	s13, [r3]
 8004e62:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004e66:	2d00      	cmp	r5, #0
 8004e68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e6c:	edd2 7a00 	vldr	s15, [r2]
 8004e70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e74:	bfb8      	it	lt
 8004e76:	eef1 7a67 	vneglt.f32	s15, s15
 8004e7a:	e760      	b.n	8004d3e <atanf+0x1e>
 8004e7c:	bfc90fdb 	.word	0xbfc90fdb
 8004e80:	3fc90fdb 	.word	0x3fc90fdb
 8004e84:	3edfffff 	.word	0x3edfffff
 8004e88:	7149f2ca 	.word	0x7149f2ca
 8004e8c:	3f97ffff 	.word	0x3f97ffff
 8004e90:	3c8569d7 	.word	0x3c8569d7
 8004e94:	3d4bda59 	.word	0x3d4bda59
 8004e98:	bd6ef16b 	.word	0xbd6ef16b
 8004e9c:	3d886b35 	.word	0x3d886b35
 8004ea0:	3dba2e6e 	.word	0x3dba2e6e
 8004ea4:	3e124925 	.word	0x3e124925
 8004ea8:	3eaaaaab 	.word	0x3eaaaaab
 8004eac:	bd15a221 	.word	0xbd15a221
 8004eb0:	bd9d8795 	.word	0xbd9d8795
 8004eb4:	bde38e38 	.word	0xbde38e38
 8004eb8:	be4ccccd 	.word	0xbe4ccccd
 8004ebc:	401bffff 	.word	0x401bffff
 8004ec0:	08016ee8 	.word	0x08016ee8
 8004ec4:	08016ed8 	.word	0x08016ed8

08004ec8 <fabsf>:
 8004ec8:	ee10 3a10 	vmov	r3, s0
 8004ecc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ed0:	ee00 3a10 	vmov	s0, r3
 8004ed4:	4770      	bx	lr
	...

08004ed8 <__ieee754_sqrt>:
 8004ed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004edc:	4a66      	ldr	r2, [pc, #408]	@ (8005078 <__ieee754_sqrt+0x1a0>)
 8004ede:	ec55 4b10 	vmov	r4, r5, d0
 8004ee2:	43aa      	bics	r2, r5
 8004ee4:	462b      	mov	r3, r5
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	d110      	bne.n	8004f0c <__ieee754_sqrt+0x34>
 8004eea:	4622      	mov	r2, r4
 8004eec:	4620      	mov	r0, r4
 8004eee:	4629      	mov	r1, r5
 8004ef0:	f7fb fb2e 	bl	8000550 <__aeabi_dmul>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4620      	mov	r0, r4
 8004efa:	4629      	mov	r1, r5
 8004efc:	f7fb f972 	bl	80001e4 <__adddf3>
 8004f00:	4604      	mov	r4, r0
 8004f02:	460d      	mov	r5, r1
 8004f04:	ec45 4b10 	vmov	d0, r4, r5
 8004f08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f0c:	2d00      	cmp	r5, #0
 8004f0e:	dc0e      	bgt.n	8004f2e <__ieee754_sqrt+0x56>
 8004f10:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8004f14:	4322      	orrs	r2, r4
 8004f16:	d0f5      	beq.n	8004f04 <__ieee754_sqrt+0x2c>
 8004f18:	b19d      	cbz	r5, 8004f42 <__ieee754_sqrt+0x6a>
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	4629      	mov	r1, r5
 8004f20:	f7fb f95e 	bl	80001e0 <__aeabi_dsub>
 8004f24:	4602      	mov	r2, r0
 8004f26:	460b      	mov	r3, r1
 8004f28:	f7fb fc3c 	bl	80007a4 <__aeabi_ddiv>
 8004f2c:	e7e8      	b.n	8004f00 <__ieee754_sqrt+0x28>
 8004f2e:	152a      	asrs	r2, r5, #20
 8004f30:	d115      	bne.n	8004f5e <__ieee754_sqrt+0x86>
 8004f32:	2000      	movs	r0, #0
 8004f34:	e009      	b.n	8004f4a <__ieee754_sqrt+0x72>
 8004f36:	0acb      	lsrs	r3, r1, #11
 8004f38:	3a15      	subs	r2, #21
 8004f3a:	0549      	lsls	r1, r1, #21
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0fa      	beq.n	8004f36 <__ieee754_sqrt+0x5e>
 8004f40:	e7f7      	b.n	8004f32 <__ieee754_sqrt+0x5a>
 8004f42:	462a      	mov	r2, r5
 8004f44:	e7fa      	b.n	8004f3c <__ieee754_sqrt+0x64>
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	3001      	adds	r0, #1
 8004f4a:	02dc      	lsls	r4, r3, #11
 8004f4c:	d5fb      	bpl.n	8004f46 <__ieee754_sqrt+0x6e>
 8004f4e:	1e44      	subs	r4, r0, #1
 8004f50:	1b12      	subs	r2, r2, r4
 8004f52:	f1c0 0420 	rsb	r4, r0, #32
 8004f56:	fa21 f404 	lsr.w	r4, r1, r4
 8004f5a:	4323      	orrs	r3, r4
 8004f5c:	4081      	lsls	r1, r0
 8004f5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f62:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8004f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f6a:	07d2      	lsls	r2, r2, #31
 8004f6c:	bf5c      	itt	pl
 8004f6e:	005b      	lslpl	r3, r3, #1
 8004f70:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8004f74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004f78:	bf58      	it	pl
 8004f7a:	0049      	lslpl	r1, r1, #1
 8004f7c:	2600      	movs	r6, #0
 8004f7e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8004f82:	107f      	asrs	r7, r7, #1
 8004f84:	0049      	lsls	r1, r1, #1
 8004f86:	2016      	movs	r0, #22
 8004f88:	4632      	mov	r2, r6
 8004f8a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8004f8e:	1915      	adds	r5, r2, r4
 8004f90:	429d      	cmp	r5, r3
 8004f92:	bfde      	ittt	le
 8004f94:	192a      	addle	r2, r5, r4
 8004f96:	1b5b      	suble	r3, r3, r5
 8004f98:	1936      	addle	r6, r6, r4
 8004f9a:	0fcd      	lsrs	r5, r1, #31
 8004f9c:	3801      	subs	r0, #1
 8004f9e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8004fa2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004fa6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8004faa:	d1f0      	bne.n	8004f8e <__ieee754_sqrt+0xb6>
 8004fac:	4605      	mov	r5, r0
 8004fae:	2420      	movs	r4, #32
 8004fb0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	eb0c 0e00 	add.w	lr, ip, r0
 8004fba:	dc02      	bgt.n	8004fc2 <__ieee754_sqrt+0xea>
 8004fbc:	d113      	bne.n	8004fe6 <__ieee754_sqrt+0x10e>
 8004fbe:	458e      	cmp	lr, r1
 8004fc0:	d811      	bhi.n	8004fe6 <__ieee754_sqrt+0x10e>
 8004fc2:	f1be 0f00 	cmp.w	lr, #0
 8004fc6:	eb0e 000c 	add.w	r0, lr, ip
 8004fca:	da3f      	bge.n	800504c <__ieee754_sqrt+0x174>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	db3d      	blt.n	800504c <__ieee754_sqrt+0x174>
 8004fd0:	f102 0801 	add.w	r8, r2, #1
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	458e      	cmp	lr, r1
 8004fd8:	bf88      	it	hi
 8004fda:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8004fde:	eba1 010e 	sub.w	r1, r1, lr
 8004fe2:	4465      	add	r5, ip
 8004fe4:	4642      	mov	r2, r8
 8004fe6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8004fea:	3c01      	subs	r4, #1
 8004fec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8004ff0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004ff4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8004ff8:	d1dc      	bne.n	8004fb4 <__ieee754_sqrt+0xdc>
 8004ffa:	4319      	orrs	r1, r3
 8004ffc:	d01b      	beq.n	8005036 <__ieee754_sqrt+0x15e>
 8004ffe:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800507c <__ieee754_sqrt+0x1a4>
 8005002:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8005080 <__ieee754_sqrt+0x1a8>
 8005006:	e9da 0100 	ldrd	r0, r1, [sl]
 800500a:	e9db 2300 	ldrd	r2, r3, [fp]
 800500e:	f7fb f8e7 	bl	80001e0 <__aeabi_dsub>
 8005012:	e9da 8900 	ldrd	r8, r9, [sl]
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	4640      	mov	r0, r8
 800501c:	4649      	mov	r1, r9
 800501e:	f7fb fd13 	bl	8000a48 <__aeabi_dcmple>
 8005022:	b140      	cbz	r0, 8005036 <__ieee754_sqrt+0x15e>
 8005024:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005028:	e9da 0100 	ldrd	r0, r1, [sl]
 800502c:	e9db 2300 	ldrd	r2, r3, [fp]
 8005030:	d10e      	bne.n	8005050 <__ieee754_sqrt+0x178>
 8005032:	3601      	adds	r6, #1
 8005034:	4625      	mov	r5, r4
 8005036:	1073      	asrs	r3, r6, #1
 8005038:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800503c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8005040:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8005044:	086b      	lsrs	r3, r5, #1
 8005046:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800504a:	e759      	b.n	8004f00 <__ieee754_sqrt+0x28>
 800504c:	4690      	mov	r8, r2
 800504e:	e7c1      	b.n	8004fd4 <__ieee754_sqrt+0xfc>
 8005050:	f7fb f8c8 	bl	80001e4 <__adddf3>
 8005054:	e9da 8900 	ldrd	r8, r9, [sl]
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4640      	mov	r0, r8
 800505e:	4649      	mov	r1, r9
 8005060:	f7fb fce8 	bl	8000a34 <__aeabi_dcmplt>
 8005064:	b120      	cbz	r0, 8005070 <__ieee754_sqrt+0x198>
 8005066:	1cab      	adds	r3, r5, #2
 8005068:	bf08      	it	eq
 800506a:	3601      	addeq	r6, #1
 800506c:	3502      	adds	r5, #2
 800506e:	e7e2      	b.n	8005036 <__ieee754_sqrt+0x15e>
 8005070:	1c6b      	adds	r3, r5, #1
 8005072:	f023 0501 	bic.w	r5, r3, #1
 8005076:	e7de      	b.n	8005036 <__ieee754_sqrt+0x15e>
 8005078:	7ff00000 	.word	0x7ff00000
 800507c:	08016f00 	.word	0x08016f00
 8005080:	08016ef8 	.word	0x08016ef8
 8005084:	00000000 	.word	0x00000000

08005088 <__kernel_rem_pio2>:
 8005088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508c:	ed2d 8b02 	vpush	{d8}
 8005090:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8005094:	f112 0f14 	cmn.w	r2, #20
 8005098:	9306      	str	r3, [sp, #24]
 800509a:	9104      	str	r1, [sp, #16]
 800509c:	4bc2      	ldr	r3, [pc, #776]	@ (80053a8 <__kernel_rem_pio2+0x320>)
 800509e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80050a0:	9008      	str	r0, [sp, #32]
 80050a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80050a6:	9300      	str	r3, [sp, #0]
 80050a8:	9b06      	ldr	r3, [sp, #24]
 80050aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80050ae:	bfa8      	it	ge
 80050b0:	1ed4      	subge	r4, r2, #3
 80050b2:	9305      	str	r3, [sp, #20]
 80050b4:	bfb2      	itee	lt
 80050b6:	2400      	movlt	r4, #0
 80050b8:	2318      	movge	r3, #24
 80050ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80050be:	f06f 0317 	mvn.w	r3, #23
 80050c2:	fb04 3303 	mla	r3, r4, r3, r3
 80050c6:	eb03 0b02 	add.w	fp, r3, r2
 80050ca:	9b00      	ldr	r3, [sp, #0]
 80050cc:	9a05      	ldr	r2, [sp, #20]
 80050ce:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8005398 <__kernel_rem_pio2+0x310>
 80050d2:	eb03 0802 	add.w	r8, r3, r2
 80050d6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80050d8:	1aa7      	subs	r7, r4, r2
 80050da:	ae20      	add	r6, sp, #128	@ 0x80
 80050dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80050e0:	2500      	movs	r5, #0
 80050e2:	4545      	cmp	r5, r8
 80050e4:	dd12      	ble.n	800510c <__kernel_rem_pio2+0x84>
 80050e6:	9b06      	ldr	r3, [sp, #24]
 80050e8:	aa20      	add	r2, sp, #128	@ 0x80
 80050ea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80050ee:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80050f2:	2700      	movs	r7, #0
 80050f4:	9b00      	ldr	r3, [sp, #0]
 80050f6:	429f      	cmp	r7, r3
 80050f8:	dc2e      	bgt.n	8005158 <__kernel_rem_pio2+0xd0>
 80050fa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8005398 <__kernel_rem_pio2+0x310>
 80050fe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005102:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005106:	46a8      	mov	r8, r5
 8005108:	2600      	movs	r6, #0
 800510a:	e01b      	b.n	8005144 <__kernel_rem_pio2+0xbc>
 800510c:	42ef      	cmn	r7, r5
 800510e:	d407      	bmi.n	8005120 <__kernel_rem_pio2+0x98>
 8005110:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005114:	f7fb f9b2 	bl	800047c <__aeabi_i2d>
 8005118:	e8e6 0102 	strd	r0, r1, [r6], #8
 800511c:	3501      	adds	r5, #1
 800511e:	e7e0      	b.n	80050e2 <__kernel_rem_pio2+0x5a>
 8005120:	ec51 0b18 	vmov	r0, r1, d8
 8005124:	e7f8      	b.n	8005118 <__kernel_rem_pio2+0x90>
 8005126:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800512a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800512e:	f7fb fa0f 	bl	8000550 <__aeabi_dmul>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800513a:	f7fb f853 	bl	80001e4 <__adddf3>
 800513e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005142:	3601      	adds	r6, #1
 8005144:	9b05      	ldr	r3, [sp, #20]
 8005146:	429e      	cmp	r6, r3
 8005148:	dded      	ble.n	8005126 <__kernel_rem_pio2+0x9e>
 800514a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800514e:	3701      	adds	r7, #1
 8005150:	ecaa 7b02 	vstmia	sl!, {d7}
 8005154:	3508      	adds	r5, #8
 8005156:	e7cd      	b.n	80050f4 <__kernel_rem_pio2+0x6c>
 8005158:	9b00      	ldr	r3, [sp, #0]
 800515a:	f8dd 8000 	ldr.w	r8, [sp]
 800515e:	aa0c      	add	r2, sp, #48	@ 0x30
 8005160:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005164:	930a      	str	r3, [sp, #40]	@ 0x28
 8005166:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005168:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800516c:	9309      	str	r3, [sp, #36]	@ 0x24
 800516e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8005172:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005174:	ab98      	add	r3, sp, #608	@ 0x260
 8005176:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800517a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800517e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005182:	ac0c      	add	r4, sp, #48	@ 0x30
 8005184:	ab70      	add	r3, sp, #448	@ 0x1c0
 8005186:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800518a:	46a1      	mov	r9, r4
 800518c:	46c2      	mov	sl, r8
 800518e:	f1ba 0f00 	cmp.w	sl, #0
 8005192:	dc77      	bgt.n	8005284 <__kernel_rem_pio2+0x1fc>
 8005194:	4658      	mov	r0, fp
 8005196:	ed9d 0b02 	vldr	d0, [sp, #8]
 800519a:	f000 fac5 	bl	8005728 <scalbn>
 800519e:	ec57 6b10 	vmov	r6, r7, d0
 80051a2:	2200      	movs	r2, #0
 80051a4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80051a8:	4630      	mov	r0, r6
 80051aa:	4639      	mov	r1, r7
 80051ac:	f7fb f9d0 	bl	8000550 <__aeabi_dmul>
 80051b0:	ec41 0b10 	vmov	d0, r0, r1
 80051b4:	f000 fb34 	bl	8005820 <floor>
 80051b8:	4b7c      	ldr	r3, [pc, #496]	@ (80053ac <__kernel_rem_pio2+0x324>)
 80051ba:	ec51 0b10 	vmov	r0, r1, d0
 80051be:	2200      	movs	r2, #0
 80051c0:	f7fb f9c6 	bl	8000550 <__aeabi_dmul>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4630      	mov	r0, r6
 80051ca:	4639      	mov	r1, r7
 80051cc:	f7fb f808 	bl	80001e0 <__aeabi_dsub>
 80051d0:	460f      	mov	r7, r1
 80051d2:	4606      	mov	r6, r0
 80051d4:	f7fb fc6c 	bl	8000ab0 <__aeabi_d2iz>
 80051d8:	9002      	str	r0, [sp, #8]
 80051da:	f7fb f94f 	bl	800047c <__aeabi_i2d>
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	4630      	mov	r0, r6
 80051e4:	4639      	mov	r1, r7
 80051e6:	f7fa fffb 	bl	80001e0 <__aeabi_dsub>
 80051ea:	f1bb 0f00 	cmp.w	fp, #0
 80051ee:	4606      	mov	r6, r0
 80051f0:	460f      	mov	r7, r1
 80051f2:	dd6c      	ble.n	80052ce <__kernel_rem_pio2+0x246>
 80051f4:	f108 31ff 	add.w	r1, r8, #4294967295
 80051f8:	ab0c      	add	r3, sp, #48	@ 0x30
 80051fa:	9d02      	ldr	r5, [sp, #8]
 80051fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005200:	f1cb 0018 	rsb	r0, fp, #24
 8005204:	fa43 f200 	asr.w	r2, r3, r0
 8005208:	4415      	add	r5, r2
 800520a:	4082      	lsls	r2, r0
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	aa0c      	add	r2, sp, #48	@ 0x30
 8005210:	9502      	str	r5, [sp, #8]
 8005212:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8005216:	f1cb 0217 	rsb	r2, fp, #23
 800521a:	fa43 f902 	asr.w	r9, r3, r2
 800521e:	f1b9 0f00 	cmp.w	r9, #0
 8005222:	dd64      	ble.n	80052ee <__kernel_rem_pio2+0x266>
 8005224:	9b02      	ldr	r3, [sp, #8]
 8005226:	2200      	movs	r2, #0
 8005228:	3301      	adds	r3, #1
 800522a:	9302      	str	r3, [sp, #8]
 800522c:	4615      	mov	r5, r2
 800522e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8005232:	4590      	cmp	r8, r2
 8005234:	f300 80a1 	bgt.w	800537a <__kernel_rem_pio2+0x2f2>
 8005238:	f1bb 0f00 	cmp.w	fp, #0
 800523c:	dd07      	ble.n	800524e <__kernel_rem_pio2+0x1c6>
 800523e:	f1bb 0f01 	cmp.w	fp, #1
 8005242:	f000 80c1 	beq.w	80053c8 <__kernel_rem_pio2+0x340>
 8005246:	f1bb 0f02 	cmp.w	fp, #2
 800524a:	f000 80c8 	beq.w	80053de <__kernel_rem_pio2+0x356>
 800524e:	f1b9 0f02 	cmp.w	r9, #2
 8005252:	d14c      	bne.n	80052ee <__kernel_rem_pio2+0x266>
 8005254:	4632      	mov	r2, r6
 8005256:	463b      	mov	r3, r7
 8005258:	4955      	ldr	r1, [pc, #340]	@ (80053b0 <__kernel_rem_pio2+0x328>)
 800525a:	2000      	movs	r0, #0
 800525c:	f7fa ffc0 	bl	80001e0 <__aeabi_dsub>
 8005260:	4606      	mov	r6, r0
 8005262:	460f      	mov	r7, r1
 8005264:	2d00      	cmp	r5, #0
 8005266:	d042      	beq.n	80052ee <__kernel_rem_pio2+0x266>
 8005268:	4658      	mov	r0, fp
 800526a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80053a0 <__kernel_rem_pio2+0x318>
 800526e:	f000 fa5b 	bl	8005728 <scalbn>
 8005272:	4630      	mov	r0, r6
 8005274:	4639      	mov	r1, r7
 8005276:	ec53 2b10 	vmov	r2, r3, d0
 800527a:	f7fa ffb1 	bl	80001e0 <__aeabi_dsub>
 800527e:	4606      	mov	r6, r0
 8005280:	460f      	mov	r7, r1
 8005282:	e034      	b.n	80052ee <__kernel_rem_pio2+0x266>
 8005284:	4b4b      	ldr	r3, [pc, #300]	@ (80053b4 <__kernel_rem_pio2+0x32c>)
 8005286:	2200      	movs	r2, #0
 8005288:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800528c:	f7fb f960 	bl	8000550 <__aeabi_dmul>
 8005290:	f7fb fc0e 	bl	8000ab0 <__aeabi_d2iz>
 8005294:	f7fb f8f2 	bl	800047c <__aeabi_i2d>
 8005298:	4b47      	ldr	r3, [pc, #284]	@ (80053b8 <__kernel_rem_pio2+0x330>)
 800529a:	2200      	movs	r2, #0
 800529c:	4606      	mov	r6, r0
 800529e:	460f      	mov	r7, r1
 80052a0:	f7fb f956 	bl	8000550 <__aeabi_dmul>
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ac:	f7fa ff98 	bl	80001e0 <__aeabi_dsub>
 80052b0:	f7fb fbfe 	bl	8000ab0 <__aeabi_d2iz>
 80052b4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80052b8:	f849 0b04 	str.w	r0, [r9], #4
 80052bc:	4639      	mov	r1, r7
 80052be:	4630      	mov	r0, r6
 80052c0:	f7fa ff90 	bl	80001e4 <__adddf3>
 80052c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052cc:	e75f      	b.n	800518e <__kernel_rem_pio2+0x106>
 80052ce:	d107      	bne.n	80052e0 <__kernel_rem_pio2+0x258>
 80052d0:	f108 33ff 	add.w	r3, r8, #4294967295
 80052d4:	aa0c      	add	r2, sp, #48	@ 0x30
 80052d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052da:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80052de:	e79e      	b.n	800521e <__kernel_rem_pio2+0x196>
 80052e0:	4b36      	ldr	r3, [pc, #216]	@ (80053bc <__kernel_rem_pio2+0x334>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	f7fb fbba 	bl	8000a5c <__aeabi_dcmpge>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d143      	bne.n	8005374 <__kernel_rem_pio2+0x2ec>
 80052ec:	4681      	mov	r9, r0
 80052ee:	2200      	movs	r2, #0
 80052f0:	2300      	movs	r3, #0
 80052f2:	4630      	mov	r0, r6
 80052f4:	4639      	mov	r1, r7
 80052f6:	f7fb fb93 	bl	8000a20 <__aeabi_dcmpeq>
 80052fa:	2800      	cmp	r0, #0
 80052fc:	f000 80c1 	beq.w	8005482 <__kernel_rem_pio2+0x3fa>
 8005300:	f108 33ff 	add.w	r3, r8, #4294967295
 8005304:	2200      	movs	r2, #0
 8005306:	9900      	ldr	r1, [sp, #0]
 8005308:	428b      	cmp	r3, r1
 800530a:	da70      	bge.n	80053ee <__kernel_rem_pio2+0x366>
 800530c:	2a00      	cmp	r2, #0
 800530e:	f000 808b 	beq.w	8005428 <__kernel_rem_pio2+0x3a0>
 8005312:	f108 38ff 	add.w	r8, r8, #4294967295
 8005316:	ab0c      	add	r3, sp, #48	@ 0x30
 8005318:	f1ab 0b18 	sub.w	fp, fp, #24
 800531c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0f6      	beq.n	8005312 <__kernel_rem_pio2+0x28a>
 8005324:	4658      	mov	r0, fp
 8005326:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80053a0 <__kernel_rem_pio2+0x318>
 800532a:	f000 f9fd 	bl	8005728 <scalbn>
 800532e:	f108 0301 	add.w	r3, r8, #1
 8005332:	00da      	lsls	r2, r3, #3
 8005334:	9205      	str	r2, [sp, #20]
 8005336:	ec55 4b10 	vmov	r4, r5, d0
 800533a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800533c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80053b4 <__kernel_rem_pio2+0x32c>
 8005340:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8005344:	4646      	mov	r6, r8
 8005346:	f04f 0a00 	mov.w	sl, #0
 800534a:	2e00      	cmp	r6, #0
 800534c:	f280 80d1 	bge.w	80054f2 <__kernel_rem_pio2+0x46a>
 8005350:	4644      	mov	r4, r8
 8005352:	2c00      	cmp	r4, #0
 8005354:	f2c0 80ff 	blt.w	8005556 <__kernel_rem_pio2+0x4ce>
 8005358:	4b19      	ldr	r3, [pc, #100]	@ (80053c0 <__kernel_rem_pio2+0x338>)
 800535a:	461f      	mov	r7, r3
 800535c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800535e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005362:	9306      	str	r3, [sp, #24]
 8005364:	f04f 0a00 	mov.w	sl, #0
 8005368:	f04f 0b00 	mov.w	fp, #0
 800536c:	2600      	movs	r6, #0
 800536e:	eba8 0504 	sub.w	r5, r8, r4
 8005372:	e0e4      	b.n	800553e <__kernel_rem_pio2+0x4b6>
 8005374:	f04f 0902 	mov.w	r9, #2
 8005378:	e754      	b.n	8005224 <__kernel_rem_pio2+0x19c>
 800537a:	f854 3b04 	ldr.w	r3, [r4], #4
 800537e:	bb0d      	cbnz	r5, 80053c4 <__kernel_rem_pio2+0x33c>
 8005380:	b123      	cbz	r3, 800538c <__kernel_rem_pio2+0x304>
 8005382:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8005386:	f844 3c04 	str.w	r3, [r4, #-4]
 800538a:	2301      	movs	r3, #1
 800538c:	3201      	adds	r2, #1
 800538e:	461d      	mov	r5, r3
 8005390:	e74f      	b.n	8005232 <__kernel_rem_pio2+0x1aa>
 8005392:	bf00      	nop
 8005394:	f3af 8000 	nop.w
	...
 80053a4:	3ff00000 	.word	0x3ff00000
 80053a8:	08016f48 	.word	0x08016f48
 80053ac:	40200000 	.word	0x40200000
 80053b0:	3ff00000 	.word	0x3ff00000
 80053b4:	3e700000 	.word	0x3e700000
 80053b8:	41700000 	.word	0x41700000
 80053bc:	3fe00000 	.word	0x3fe00000
 80053c0:	08016f08 	.word	0x08016f08
 80053c4:	1acb      	subs	r3, r1, r3
 80053c6:	e7de      	b.n	8005386 <__kernel_rem_pio2+0x2fe>
 80053c8:	f108 32ff 	add.w	r2, r8, #4294967295
 80053cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80053ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80053d6:	a90c      	add	r1, sp, #48	@ 0x30
 80053d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80053dc:	e737      	b.n	800524e <__kernel_rem_pio2+0x1c6>
 80053de:	f108 32ff 	add.w	r2, r8, #4294967295
 80053e2:	ab0c      	add	r3, sp, #48	@ 0x30
 80053e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80053ec:	e7f3      	b.n	80053d6 <__kernel_rem_pio2+0x34e>
 80053ee:	a90c      	add	r1, sp, #48	@ 0x30
 80053f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80053f4:	3b01      	subs	r3, #1
 80053f6:	430a      	orrs	r2, r1
 80053f8:	e785      	b.n	8005306 <__kernel_rem_pio2+0x27e>
 80053fa:	3401      	adds	r4, #1
 80053fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005400:	2a00      	cmp	r2, #0
 8005402:	d0fa      	beq.n	80053fa <__kernel_rem_pio2+0x372>
 8005404:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005406:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800540a:	eb0d 0503 	add.w	r5, sp, r3
 800540e:	9b06      	ldr	r3, [sp, #24]
 8005410:	aa20      	add	r2, sp, #128	@ 0x80
 8005412:	4443      	add	r3, r8
 8005414:	f108 0701 	add.w	r7, r8, #1
 8005418:	3d98      	subs	r5, #152	@ 0x98
 800541a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800541e:	4444      	add	r4, r8
 8005420:	42bc      	cmp	r4, r7
 8005422:	da04      	bge.n	800542e <__kernel_rem_pio2+0x3a6>
 8005424:	46a0      	mov	r8, r4
 8005426:	e6a2      	b.n	800516e <__kernel_rem_pio2+0xe6>
 8005428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800542a:	2401      	movs	r4, #1
 800542c:	e7e6      	b.n	80053fc <__kernel_rem_pio2+0x374>
 800542e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005430:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005434:	f7fb f822 	bl	800047c <__aeabi_i2d>
 8005438:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80056f8 <__kernel_rem_pio2+0x670>
 800543c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005440:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005444:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005448:	46b2      	mov	sl, r6
 800544a:	f04f 0800 	mov.w	r8, #0
 800544e:	9b05      	ldr	r3, [sp, #20]
 8005450:	4598      	cmp	r8, r3
 8005452:	dd05      	ble.n	8005460 <__kernel_rem_pio2+0x3d8>
 8005454:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005458:	3701      	adds	r7, #1
 800545a:	eca5 7b02 	vstmia	r5!, {d7}
 800545e:	e7df      	b.n	8005420 <__kernel_rem_pio2+0x398>
 8005460:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8005464:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005468:	f7fb f872 	bl	8000550 <__aeabi_dmul>
 800546c:	4602      	mov	r2, r0
 800546e:	460b      	mov	r3, r1
 8005470:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005474:	f7fa feb6 	bl	80001e4 <__adddf3>
 8005478:	f108 0801 	add.w	r8, r8, #1
 800547c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005480:	e7e5      	b.n	800544e <__kernel_rem_pio2+0x3c6>
 8005482:	f1cb 0000 	rsb	r0, fp, #0
 8005486:	ec47 6b10 	vmov	d0, r6, r7
 800548a:	f000 f94d 	bl	8005728 <scalbn>
 800548e:	ec55 4b10 	vmov	r4, r5, d0
 8005492:	4b9b      	ldr	r3, [pc, #620]	@ (8005700 <__kernel_rem_pio2+0x678>)
 8005494:	2200      	movs	r2, #0
 8005496:	4620      	mov	r0, r4
 8005498:	4629      	mov	r1, r5
 800549a:	f7fb fadf 	bl	8000a5c <__aeabi_dcmpge>
 800549e:	b300      	cbz	r0, 80054e2 <__kernel_rem_pio2+0x45a>
 80054a0:	4b98      	ldr	r3, [pc, #608]	@ (8005704 <__kernel_rem_pio2+0x67c>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	4620      	mov	r0, r4
 80054a6:	4629      	mov	r1, r5
 80054a8:	f7fb f852 	bl	8000550 <__aeabi_dmul>
 80054ac:	f7fb fb00 	bl	8000ab0 <__aeabi_d2iz>
 80054b0:	4606      	mov	r6, r0
 80054b2:	f7fa ffe3 	bl	800047c <__aeabi_i2d>
 80054b6:	4b92      	ldr	r3, [pc, #584]	@ (8005700 <__kernel_rem_pio2+0x678>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	f7fb f849 	bl	8000550 <__aeabi_dmul>
 80054be:	460b      	mov	r3, r1
 80054c0:	4602      	mov	r2, r0
 80054c2:	4629      	mov	r1, r5
 80054c4:	4620      	mov	r0, r4
 80054c6:	f7fa fe8b 	bl	80001e0 <__aeabi_dsub>
 80054ca:	f7fb faf1 	bl	8000ab0 <__aeabi_d2iz>
 80054ce:	ab0c      	add	r3, sp, #48	@ 0x30
 80054d0:	f10b 0b18 	add.w	fp, fp, #24
 80054d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80054d8:	f108 0801 	add.w	r8, r8, #1
 80054dc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80054e0:	e720      	b.n	8005324 <__kernel_rem_pio2+0x29c>
 80054e2:	4620      	mov	r0, r4
 80054e4:	4629      	mov	r1, r5
 80054e6:	f7fb fae3 	bl	8000ab0 <__aeabi_d2iz>
 80054ea:	ab0c      	add	r3, sp, #48	@ 0x30
 80054ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80054f0:	e718      	b.n	8005324 <__kernel_rem_pio2+0x29c>
 80054f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80054f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80054f8:	f7fa ffc0 	bl	800047c <__aeabi_i2d>
 80054fc:	4622      	mov	r2, r4
 80054fe:	462b      	mov	r3, r5
 8005500:	f7fb f826 	bl	8000550 <__aeabi_dmul>
 8005504:	4652      	mov	r2, sl
 8005506:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800550a:	465b      	mov	r3, fp
 800550c:	4620      	mov	r0, r4
 800550e:	4629      	mov	r1, r5
 8005510:	f7fb f81e 	bl	8000550 <__aeabi_dmul>
 8005514:	3e01      	subs	r6, #1
 8005516:	4604      	mov	r4, r0
 8005518:	460d      	mov	r5, r1
 800551a:	e716      	b.n	800534a <__kernel_rem_pio2+0x2c2>
 800551c:	9906      	ldr	r1, [sp, #24]
 800551e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005522:	9106      	str	r1, [sp, #24]
 8005524:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8005528:	f7fb f812 	bl	8000550 <__aeabi_dmul>
 800552c:	4602      	mov	r2, r0
 800552e:	460b      	mov	r3, r1
 8005530:	4650      	mov	r0, sl
 8005532:	4659      	mov	r1, fp
 8005534:	f7fa fe56 	bl	80001e4 <__adddf3>
 8005538:	3601      	adds	r6, #1
 800553a:	4682      	mov	sl, r0
 800553c:	468b      	mov	fp, r1
 800553e:	9b00      	ldr	r3, [sp, #0]
 8005540:	429e      	cmp	r6, r3
 8005542:	dc01      	bgt.n	8005548 <__kernel_rem_pio2+0x4c0>
 8005544:	42ae      	cmp	r6, r5
 8005546:	dde9      	ble.n	800551c <__kernel_rem_pio2+0x494>
 8005548:	ab48      	add	r3, sp, #288	@ 0x120
 800554a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800554e:	e9c5 ab00 	strd	sl, fp, [r5]
 8005552:	3c01      	subs	r4, #1
 8005554:	e6fd      	b.n	8005352 <__kernel_rem_pio2+0x2ca>
 8005556:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005558:	2b02      	cmp	r3, #2
 800555a:	dc0b      	bgt.n	8005574 <__kernel_rem_pio2+0x4ec>
 800555c:	2b00      	cmp	r3, #0
 800555e:	dc35      	bgt.n	80055cc <__kernel_rem_pio2+0x544>
 8005560:	d059      	beq.n	8005616 <__kernel_rem_pio2+0x58e>
 8005562:	9b02      	ldr	r3, [sp, #8]
 8005564:	f003 0007 	and.w	r0, r3, #7
 8005568:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800556c:	ecbd 8b02 	vpop	{d8}
 8005570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005574:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005576:	2b03      	cmp	r3, #3
 8005578:	d1f3      	bne.n	8005562 <__kernel_rem_pio2+0x4da>
 800557a:	9b05      	ldr	r3, [sp, #20]
 800557c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005580:	eb0d 0403 	add.w	r4, sp, r3
 8005584:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8005588:	4625      	mov	r5, r4
 800558a:	46c2      	mov	sl, r8
 800558c:	f1ba 0f00 	cmp.w	sl, #0
 8005590:	dc69      	bgt.n	8005666 <__kernel_rem_pio2+0x5de>
 8005592:	4645      	mov	r5, r8
 8005594:	2d01      	cmp	r5, #1
 8005596:	f300 8087 	bgt.w	80056a8 <__kernel_rem_pio2+0x620>
 800559a:	9c05      	ldr	r4, [sp, #20]
 800559c:	ab48      	add	r3, sp, #288	@ 0x120
 800559e:	441c      	add	r4, r3
 80055a0:	2000      	movs	r0, #0
 80055a2:	2100      	movs	r1, #0
 80055a4:	f1b8 0f01 	cmp.w	r8, #1
 80055a8:	f300 809c 	bgt.w	80056e4 <__kernel_rem_pio2+0x65c>
 80055ac:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80055b0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80055b4:	f1b9 0f00 	cmp.w	r9, #0
 80055b8:	f040 80a6 	bne.w	8005708 <__kernel_rem_pio2+0x680>
 80055bc:	9b04      	ldr	r3, [sp, #16]
 80055be:	e9c3 5600 	strd	r5, r6, [r3]
 80055c2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80055c6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80055ca:	e7ca      	b.n	8005562 <__kernel_rem_pio2+0x4da>
 80055cc:	9d05      	ldr	r5, [sp, #20]
 80055ce:	ab48      	add	r3, sp, #288	@ 0x120
 80055d0:	441d      	add	r5, r3
 80055d2:	4644      	mov	r4, r8
 80055d4:	2000      	movs	r0, #0
 80055d6:	2100      	movs	r1, #0
 80055d8:	2c00      	cmp	r4, #0
 80055da:	da35      	bge.n	8005648 <__kernel_rem_pio2+0x5c0>
 80055dc:	f1b9 0f00 	cmp.w	r9, #0
 80055e0:	d038      	beq.n	8005654 <__kernel_rem_pio2+0x5cc>
 80055e2:	4602      	mov	r2, r0
 80055e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80055e8:	9c04      	ldr	r4, [sp, #16]
 80055ea:	e9c4 2300 	strd	r2, r3, [r4]
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80055f6:	f7fa fdf3 	bl	80001e0 <__aeabi_dsub>
 80055fa:	ad4a      	add	r5, sp, #296	@ 0x128
 80055fc:	2401      	movs	r4, #1
 80055fe:	45a0      	cmp	r8, r4
 8005600:	da2b      	bge.n	800565a <__kernel_rem_pio2+0x5d2>
 8005602:	f1b9 0f00 	cmp.w	r9, #0
 8005606:	d002      	beq.n	800560e <__kernel_rem_pio2+0x586>
 8005608:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800560c:	4619      	mov	r1, r3
 800560e:	9b04      	ldr	r3, [sp, #16]
 8005610:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005614:	e7a5      	b.n	8005562 <__kernel_rem_pio2+0x4da>
 8005616:	9c05      	ldr	r4, [sp, #20]
 8005618:	ab48      	add	r3, sp, #288	@ 0x120
 800561a:	441c      	add	r4, r3
 800561c:	2000      	movs	r0, #0
 800561e:	2100      	movs	r1, #0
 8005620:	f1b8 0f00 	cmp.w	r8, #0
 8005624:	da09      	bge.n	800563a <__kernel_rem_pio2+0x5b2>
 8005626:	f1b9 0f00 	cmp.w	r9, #0
 800562a:	d002      	beq.n	8005632 <__kernel_rem_pio2+0x5aa>
 800562c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005630:	4619      	mov	r1, r3
 8005632:	9b04      	ldr	r3, [sp, #16]
 8005634:	e9c3 0100 	strd	r0, r1, [r3]
 8005638:	e793      	b.n	8005562 <__kernel_rem_pio2+0x4da>
 800563a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800563e:	f7fa fdd1 	bl	80001e4 <__adddf3>
 8005642:	f108 38ff 	add.w	r8, r8, #4294967295
 8005646:	e7eb      	b.n	8005620 <__kernel_rem_pio2+0x598>
 8005648:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800564c:	f7fa fdca 	bl	80001e4 <__adddf3>
 8005650:	3c01      	subs	r4, #1
 8005652:	e7c1      	b.n	80055d8 <__kernel_rem_pio2+0x550>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	e7c6      	b.n	80055e8 <__kernel_rem_pio2+0x560>
 800565a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800565e:	f7fa fdc1 	bl	80001e4 <__adddf3>
 8005662:	3401      	adds	r4, #1
 8005664:	e7cb      	b.n	80055fe <__kernel_rem_pio2+0x576>
 8005666:	ed35 7b02 	vldmdb	r5!, {d7}
 800566a:	ed8d 7b00 	vstr	d7, [sp]
 800566e:	ed95 7b02 	vldr	d7, [r5, #8]
 8005672:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005676:	ec53 2b17 	vmov	r2, r3, d7
 800567a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800567e:	f7fa fdb1 	bl	80001e4 <__adddf3>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	4606      	mov	r6, r0
 8005688:	460f      	mov	r7, r1
 800568a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800568e:	f7fa fda7 	bl	80001e0 <__aeabi_dsub>
 8005692:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005696:	f7fa fda5 	bl	80001e4 <__adddf3>
 800569a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800569e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80056a2:	e9c5 6700 	strd	r6, r7, [r5]
 80056a6:	e771      	b.n	800558c <__kernel_rem_pio2+0x504>
 80056a8:	ed34 7b02 	vldmdb	r4!, {d7}
 80056ac:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80056b0:	ec51 0b17 	vmov	r0, r1, d7
 80056b4:	4652      	mov	r2, sl
 80056b6:	465b      	mov	r3, fp
 80056b8:	ed8d 7b00 	vstr	d7, [sp]
 80056bc:	f7fa fd92 	bl	80001e4 <__adddf3>
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	4606      	mov	r6, r0
 80056c6:	460f      	mov	r7, r1
 80056c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056cc:	f7fa fd88 	bl	80001e0 <__aeabi_dsub>
 80056d0:	4652      	mov	r2, sl
 80056d2:	465b      	mov	r3, fp
 80056d4:	f7fa fd86 	bl	80001e4 <__adddf3>
 80056d8:	3d01      	subs	r5, #1
 80056da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80056de:	e9c4 6700 	strd	r6, r7, [r4]
 80056e2:	e757      	b.n	8005594 <__kernel_rem_pio2+0x50c>
 80056e4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80056e8:	f7fa fd7c 	bl	80001e4 <__adddf3>
 80056ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80056f0:	e758      	b.n	80055a4 <__kernel_rem_pio2+0x51c>
 80056f2:	bf00      	nop
 80056f4:	f3af 8000 	nop.w
	...
 8005700:	41700000 	.word	0x41700000
 8005704:	3e700000 	.word	0x3e700000
 8005708:	9b04      	ldr	r3, [sp, #16]
 800570a:	9a04      	ldr	r2, [sp, #16]
 800570c:	601d      	str	r5, [r3, #0]
 800570e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8005712:	605c      	str	r4, [r3, #4]
 8005714:	609f      	str	r7, [r3, #8]
 8005716:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800571a:	60d3      	str	r3, [r2, #12]
 800571c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005720:	6110      	str	r0, [r2, #16]
 8005722:	6153      	str	r3, [r2, #20]
 8005724:	e71d      	b.n	8005562 <__kernel_rem_pio2+0x4da>
 8005726:	bf00      	nop

08005728 <scalbn>:
 8005728:	b570      	push	{r4, r5, r6, lr}
 800572a:	ec55 4b10 	vmov	r4, r5, d0
 800572e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005732:	4606      	mov	r6, r0
 8005734:	462b      	mov	r3, r5
 8005736:	b991      	cbnz	r1, 800575e <scalbn+0x36>
 8005738:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800573c:	4323      	orrs	r3, r4
 800573e:	d03b      	beq.n	80057b8 <scalbn+0x90>
 8005740:	4b33      	ldr	r3, [pc, #204]	@ (8005810 <scalbn+0xe8>)
 8005742:	4620      	mov	r0, r4
 8005744:	4629      	mov	r1, r5
 8005746:	2200      	movs	r2, #0
 8005748:	f7fa ff02 	bl	8000550 <__aeabi_dmul>
 800574c:	4b31      	ldr	r3, [pc, #196]	@ (8005814 <scalbn+0xec>)
 800574e:	429e      	cmp	r6, r3
 8005750:	4604      	mov	r4, r0
 8005752:	460d      	mov	r5, r1
 8005754:	da0f      	bge.n	8005776 <scalbn+0x4e>
 8005756:	a326      	add	r3, pc, #152	@ (adr r3, 80057f0 <scalbn+0xc8>)
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	e01e      	b.n	800579c <scalbn+0x74>
 800575e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005762:	4291      	cmp	r1, r2
 8005764:	d10b      	bne.n	800577e <scalbn+0x56>
 8005766:	4622      	mov	r2, r4
 8005768:	4620      	mov	r0, r4
 800576a:	4629      	mov	r1, r5
 800576c:	f7fa fd3a 	bl	80001e4 <__adddf3>
 8005770:	4604      	mov	r4, r0
 8005772:	460d      	mov	r5, r1
 8005774:	e020      	b.n	80057b8 <scalbn+0x90>
 8005776:	460b      	mov	r3, r1
 8005778:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800577c:	3936      	subs	r1, #54	@ 0x36
 800577e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005782:	4296      	cmp	r6, r2
 8005784:	dd0d      	ble.n	80057a2 <scalbn+0x7a>
 8005786:	2d00      	cmp	r5, #0
 8005788:	a11b      	add	r1, pc, #108	@ (adr r1, 80057f8 <scalbn+0xd0>)
 800578a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800578e:	da02      	bge.n	8005796 <scalbn+0x6e>
 8005790:	a11b      	add	r1, pc, #108	@ (adr r1, 8005800 <scalbn+0xd8>)
 8005792:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005796:	a318      	add	r3, pc, #96	@ (adr r3, 80057f8 <scalbn+0xd0>)
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f7fa fed8 	bl	8000550 <__aeabi_dmul>
 80057a0:	e7e6      	b.n	8005770 <scalbn+0x48>
 80057a2:	1872      	adds	r2, r6, r1
 80057a4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80057a8:	428a      	cmp	r2, r1
 80057aa:	dcec      	bgt.n	8005786 <scalbn+0x5e>
 80057ac:	2a00      	cmp	r2, #0
 80057ae:	dd06      	ble.n	80057be <scalbn+0x96>
 80057b0:	f36f 531e 	bfc	r3, #20, #11
 80057b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80057b8:	ec45 4b10 	vmov	d0, r4, r5
 80057bc:	bd70      	pop	{r4, r5, r6, pc}
 80057be:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80057c2:	da08      	bge.n	80057d6 <scalbn+0xae>
 80057c4:	2d00      	cmp	r5, #0
 80057c6:	a10a      	add	r1, pc, #40	@ (adr r1, 80057f0 <scalbn+0xc8>)
 80057c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057cc:	dac3      	bge.n	8005756 <scalbn+0x2e>
 80057ce:	a10e      	add	r1, pc, #56	@ (adr r1, 8005808 <scalbn+0xe0>)
 80057d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057d4:	e7bf      	b.n	8005756 <scalbn+0x2e>
 80057d6:	3236      	adds	r2, #54	@ 0x36
 80057d8:	f36f 531e 	bfc	r3, #20, #11
 80057dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80057e0:	4620      	mov	r0, r4
 80057e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005818 <scalbn+0xf0>)
 80057e4:	4629      	mov	r1, r5
 80057e6:	2200      	movs	r2, #0
 80057e8:	e7d8      	b.n	800579c <scalbn+0x74>
 80057ea:	bf00      	nop
 80057ec:	f3af 8000 	nop.w
 80057f0:	c2f8f359 	.word	0xc2f8f359
 80057f4:	01a56e1f 	.word	0x01a56e1f
 80057f8:	8800759c 	.word	0x8800759c
 80057fc:	7e37e43c 	.word	0x7e37e43c
 8005800:	8800759c 	.word	0x8800759c
 8005804:	fe37e43c 	.word	0xfe37e43c
 8005808:	c2f8f359 	.word	0xc2f8f359
 800580c:	81a56e1f 	.word	0x81a56e1f
 8005810:	43500000 	.word	0x43500000
 8005814:	ffff3cb0 	.word	0xffff3cb0
 8005818:	3c900000 	.word	0x3c900000
 800581c:	00000000 	.word	0x00000000

08005820 <floor>:
 8005820:	ec51 0b10 	vmov	r0, r1, d0
 8005824:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800582c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8005830:	2e13      	cmp	r6, #19
 8005832:	460c      	mov	r4, r1
 8005834:	4605      	mov	r5, r0
 8005836:	4680      	mov	r8, r0
 8005838:	dc34      	bgt.n	80058a4 <floor+0x84>
 800583a:	2e00      	cmp	r6, #0
 800583c:	da17      	bge.n	800586e <floor+0x4e>
 800583e:	a332      	add	r3, pc, #200	@ (adr r3, 8005908 <floor+0xe8>)
 8005840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005844:	f7fa fcce 	bl	80001e4 <__adddf3>
 8005848:	2200      	movs	r2, #0
 800584a:	2300      	movs	r3, #0
 800584c:	f7fb f910 	bl	8000a70 <__aeabi_dcmpgt>
 8005850:	b150      	cbz	r0, 8005868 <floor+0x48>
 8005852:	2c00      	cmp	r4, #0
 8005854:	da55      	bge.n	8005902 <floor+0xe2>
 8005856:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800585a:	432c      	orrs	r4, r5
 800585c:	2500      	movs	r5, #0
 800585e:	42ac      	cmp	r4, r5
 8005860:	4c2b      	ldr	r4, [pc, #172]	@ (8005910 <floor+0xf0>)
 8005862:	bf08      	it	eq
 8005864:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005868:	4621      	mov	r1, r4
 800586a:	4628      	mov	r0, r5
 800586c:	e023      	b.n	80058b6 <floor+0x96>
 800586e:	4f29      	ldr	r7, [pc, #164]	@ (8005914 <floor+0xf4>)
 8005870:	4137      	asrs	r7, r6
 8005872:	ea01 0307 	and.w	r3, r1, r7
 8005876:	4303      	orrs	r3, r0
 8005878:	d01d      	beq.n	80058b6 <floor+0x96>
 800587a:	a323      	add	r3, pc, #140	@ (adr r3, 8005908 <floor+0xe8>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	f7fa fcb0 	bl	80001e4 <__adddf3>
 8005884:	2200      	movs	r2, #0
 8005886:	2300      	movs	r3, #0
 8005888:	f7fb f8f2 	bl	8000a70 <__aeabi_dcmpgt>
 800588c:	2800      	cmp	r0, #0
 800588e:	d0eb      	beq.n	8005868 <floor+0x48>
 8005890:	2c00      	cmp	r4, #0
 8005892:	bfbe      	ittt	lt
 8005894:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005898:	4133      	asrlt	r3, r6
 800589a:	18e4      	addlt	r4, r4, r3
 800589c:	ea24 0407 	bic.w	r4, r4, r7
 80058a0:	2500      	movs	r5, #0
 80058a2:	e7e1      	b.n	8005868 <floor+0x48>
 80058a4:	2e33      	cmp	r6, #51	@ 0x33
 80058a6:	dd0a      	ble.n	80058be <floor+0x9e>
 80058a8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80058ac:	d103      	bne.n	80058b6 <floor+0x96>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	f7fa fc97 	bl	80001e4 <__adddf3>
 80058b6:	ec41 0b10 	vmov	d0, r0, r1
 80058ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058be:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80058c2:	f04f 37ff 	mov.w	r7, #4294967295
 80058c6:	40df      	lsrs	r7, r3
 80058c8:	4207      	tst	r7, r0
 80058ca:	d0f4      	beq.n	80058b6 <floor+0x96>
 80058cc:	a30e      	add	r3, pc, #56	@ (adr r3, 8005908 <floor+0xe8>)
 80058ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d2:	f7fa fc87 	bl	80001e4 <__adddf3>
 80058d6:	2200      	movs	r2, #0
 80058d8:	2300      	movs	r3, #0
 80058da:	f7fb f8c9 	bl	8000a70 <__aeabi_dcmpgt>
 80058de:	2800      	cmp	r0, #0
 80058e0:	d0c2      	beq.n	8005868 <floor+0x48>
 80058e2:	2c00      	cmp	r4, #0
 80058e4:	da0a      	bge.n	80058fc <floor+0xdc>
 80058e6:	2e14      	cmp	r6, #20
 80058e8:	d101      	bne.n	80058ee <floor+0xce>
 80058ea:	3401      	adds	r4, #1
 80058ec:	e006      	b.n	80058fc <floor+0xdc>
 80058ee:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80058f2:	2301      	movs	r3, #1
 80058f4:	40b3      	lsls	r3, r6
 80058f6:	441d      	add	r5, r3
 80058f8:	4545      	cmp	r5, r8
 80058fa:	d3f6      	bcc.n	80058ea <floor+0xca>
 80058fc:	ea25 0507 	bic.w	r5, r5, r7
 8005900:	e7b2      	b.n	8005868 <floor+0x48>
 8005902:	2500      	movs	r5, #0
 8005904:	462c      	mov	r4, r5
 8005906:	e7af      	b.n	8005868 <floor+0x48>
 8005908:	8800759c 	.word	0x8800759c
 800590c:	7e37e43c 	.word	0x7e37e43c
 8005910:	bff00000 	.word	0xbff00000
 8005914:	000fffff 	.word	0x000fffff

08005918 <_init>:
 8005918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591a:	bf00      	nop
 800591c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800591e:	bc08      	pop	{r3}
 8005920:	469e      	mov	lr, r3
 8005922:	4770      	bx	lr

08005924 <_fini>:
 8005924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005926:	bf00      	nop
 8005928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800592a:	bc08      	pop	{r3}
 800592c:	469e      	mov	lr, r3
 800592e:	4770      	bx	lr
