#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jan 19 14:56:31 2023
# Process ID: 18972
# Current directory: D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1
# Command line: vivado.exe -log design_1_seven_seg_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_seven_seg_0_2.tcl
# Log file: D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1/design_1_seven_seg_0_2.vds
# Journal file: D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1\vivado.jou
# Running On: LAPTOP-QCG3VAHI, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
source design_1_seven_seg_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.961 ; gain = 9.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/OneDrive/Desktop/clk_seg_seven'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/OneDrive/Desktop/segment_8stari'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx-CN/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_seven_seg_0_2 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_seven_seg_0_2' [d:/Verilog-projects/design_1/ip/design_1_seven_seg_0_2/synth/design_1_seven_seg_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg.v:10]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_seven_segment_code_V_ROM_AUTO_1R' [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg_seven_segment_code_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './seven_seg_seven_segment_code_V_ROM_AUTO_1R.dat' is read successfully [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg_seven_segment_code_V_ROM_AUTO_1R.v:26]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_seven_segment_code_V_ROM_AUTO_1R' (0#1) [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg_seven_segment_code_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_seven_seg_0_2' (0#1) [d:/Verilog-projects/design_1/ip/design_1_seven_seg_0_2/synth/design_1_seven_seg_0_2.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_V_173_reg_4246_reg' and it is trimmed from '8' to '7' bits. [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg.v:830]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_V_169_reg_4173_reg' and it is trimmed from '8' to '7' bits. [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg.v:826]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_V_161_reg_4070_reg' and it is trimmed from '8' to '7' bits. [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg.v:823]
WARNING: [Synth 8-7129] Port reset in module seven_seg_seven_segment_code_V_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1275.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1275.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1275.961 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1275.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Verilog-projects/design_1/ip/design_1_seven_seg_0_2/constraints/seven_seg_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Verilog-projects/design_1/ip/design_1_seven_seg_0_2/constraints/seven_seg_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1297.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1301.477 ; gain = 3.914
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 65    
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 78    
+---Muxes : 
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 47    
	   2 Input    7 Bit        Muxes := 15    
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'output_V_170_reg_4196_reg' and it is trimmed from '8' to '7' bits. [d:/Verilog-projects/design_1/ipshared/a4e6/hdl/verilog/seven_seg.v:827]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|seven_seg   | refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|seven_seg   | p_Result_110_reg_4018_pp0_iter4_reg_reg[0]        | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|seven_seg   | output_V_167_reg_4136_reg[5]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|seven_seg   | output_V_167_reg_4136_reg[4]                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|seven_seg   | p_Result_147_reg_4027_pp0_iter5_reg_reg[0]        | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|seven_seg   | p_Result_293_reg_3962_pp0_iter7_reg_reg[0]        | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     5|
|2     |LUT2   |     9|
|3     |LUT3   |    18|
|4     |LUT4   |    14|
|5     |LUT5   |    17|
|6     |LUT6   |    25|
|7     |SRL16E |     6|
|8     |FDRE   |   108|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1301.477 ; gain = 25.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1301.477 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1301.477 ; gain = 25.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1301.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1302.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4916dab2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1302.098 ; gain = 26.137
INFO: [Common 17-1381] The checkpoint 'D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1/design_1_seven_seg_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_seven_seg_0_2, cache-ID = e481d79d309be13a
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog-projects/project_1/project_1.runs/design_1_seven_seg_0_2_synth_1/design_1_seven_seg_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_seven_seg_0_2_utilization_synth.rpt -pb design_1_seven_seg_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 19 14:57:39 2023...
