{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 02:35:28 2015 " "Info: Processing started: Thu Mar 26 02:35:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 50.0 MHz Clock_48Mhz 48.0 MHz Cyclone II " "Warning: Clock \"Clock_48Mhz\" frequency requirement of 48.0 MHz overrides \"Cyclone II\" PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "MIPS_clock " "Warning: Clock Setting \"MIPS_clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 24.0 MHz 25.2 MHz " "Warning: ClockLock PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 24.0 MHz overrides default required fmax of 25.2 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:SYNC\|vert_sync_out " "Info: Detected ripple clock \"VGA_SYNC:SYNC\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:SYNC\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register operandfetch:ID\|register_array\[5\]\[3\] register operandfetch:ID\|Read_Data_2_p\[3\] 14.335 ns " "Info: Slack time is 14.335 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"operandfetch:ID\|register_array\[5\]\[3\]\" and destination register \"operandfetch:ID\|Read_Data_2_p\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "76.95 MHz 12.996 ns " "Info: Fmax is 76.95 MHz (period= 12.996 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.624 ns + Largest register register " "Info: + Largest register to register requirement is 20.624 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns + Largest " "Info: + Largest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.092 ns + Shortest register " "Info: + Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.787 ns) 2.900 ns clock 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(1.022 ns) + CELL(0.787 ns) = 2.900 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.533 ns clock~clkctrl 4 COMB CLKCTRL_G1 518 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G1; Fanout = 518; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 5.092 ns operandfetch:ID\|Read_Data_2_p\[3\] 5 REG LCFF_X37_Y17_N13 4 " "Info: 5: + IC(1.022 ns) + CELL(0.537 ns) = 5.092 ns; Loc. = LCFF_X37_Y17_N13; Fanout = 4; REG Node = 'operandfetch:ID\|Read_Data_2_p\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.00 % ) " "Info: Total cell delay = 1.324 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.768 ns ( 74.00 % ) " "Info: Total interconnect delay = 3.768 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 5.087 ns - Longest register " "Info: - Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.787 ns) 2.900 ns clock 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(1.022 ns) + CELL(0.787 ns) = 2.900 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.533 ns clock~clkctrl 4 COMB CLKCTRL_G1 518 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G1; Fanout = 518; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.087 ns operandfetch:ID\|register_array\[5\]\[3\] 5 REG LCFF_X35_Y17_N3 2 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 5.087 ns; Loc. = LCFF_X35_Y17_N3; Fanout = 2; REG Node = 'operandfetch:ID\|register_array\[5\]\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.03 % ) " "Info: Total cell delay = 1.324 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.763 ns ( 73.97 % ) " "Info: Total interconnect delay = 3.763 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.289 ns - Longest register register " "Info: - Longest register to register delay is 6.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operandfetch:ID\|register_array\[5\]\[3\] 1 REG LCFF_X35_Y17_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N3; Fanout = 2; REG Node = 'operandfetch:ID\|register_array\[5\]\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.150 ns) 0.657 ns operandfetch:ID\|Read_Data_2_p~1670 2 COMB LCCOMB_X36_Y17_N24 1 " "Info: 2: + IC(0.507 ns) + CELL(0.150 ns) = 0.657 ns; Loc. = LCCOMB_X36_Y17_N24; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1670'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.657 ns" { operandfetch:ID|register_array[5][3] operandfetch:ID|Read_Data_2_p~1670 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 1.355 ns operandfetch:ID\|Read_Data_2_p~1671 3 COMB LCCOMB_X36_Y17_N28 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 1.355 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1671'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { operandfetch:ID|Read_Data_2_p~1670 operandfetch:ID|Read_Data_2_p~1671 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.624 ns) + CELL(0.275 ns) 4.254 ns operandfetch:ID\|Read_Data_2_p~1672 4 COMB LCCOMB_X35_Y14_N6 1 " "Info: 4: + IC(2.624 ns) + CELL(0.275 ns) = 4.254 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1672'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { operandfetch:ID|Read_Data_2_p~1671 operandfetch:ID|Read_Data_2_p~1672 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.438 ns) 5.683 ns operandfetch:ID\|Read_Data_2_p~1675 5 COMB LCCOMB_X37_Y17_N14 1 " "Info: 5: + IC(0.991 ns) + CELL(0.438 ns) = 5.683 ns; Loc. = LCCOMB_X37_Y17_N14; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1675'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.429 ns" { operandfetch:ID|Read_Data_2_p~1672 operandfetch:ID|Read_Data_2_p~1675 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 6.205 ns operandfetch:ID\|Read_Data_2_p~1686 6 COMB LCCOMB_X37_Y17_N12 1 " "Info: 6: + IC(0.251 ns) + CELL(0.271 ns) = 6.205 ns; Loc. = LCCOMB_X37_Y17_N12; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1686'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { operandfetch:ID|Read_Data_2_p~1675 operandfetch:ID|Read_Data_2_p~1686 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.289 ns operandfetch:ID\|Read_Data_2_p\[3\] 7 REG LCFF_X37_Y17_N13 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.289 ns; Loc. = LCFF_X37_Y17_N13; Fanout = 4; REG Node = 'operandfetch:ID\|Read_Data_2_p\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { operandfetch:ID|Read_Data_2_p~1686 operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.656 ns ( 26.33 % ) " "Info: Total cell delay = 1.656 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 73.67 % ) " "Info: Total interconnect delay = 4.633 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.289 ns" { operandfetch:ID|register_array[5][3] operandfetch:ID|Read_Data_2_p~1670 operandfetch:ID|Read_Data_2_p~1671 operandfetch:ID|Read_Data_2_p~1672 operandfetch:ID|Read_Data_2_p~1675 operandfetch:ID|Read_Data_2_p~1686 operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.289 ns" { operandfetch:ID|register_array[5][3] {} operandfetch:ID|Read_Data_2_p~1670 {} operandfetch:ID|Read_Data_2_p~1671 {} operandfetch:ID|Read_Data_2_p~1672 {} operandfetch:ID|Read_Data_2_p~1675 {} operandfetch:ID|Read_Data_2_p~1686 {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 0.507ns 0.260ns 2.624ns 0.991ns 0.251ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.438ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.289 ns" { operandfetch:ID|register_array[5][3] operandfetch:ID|Read_Data_2_p~1670 operandfetch:ID|Read_Data_2_p~1671 operandfetch:ID|Read_Data_2_p~1672 operandfetch:ID|Read_Data_2_p~1675 operandfetch:ID|Read_Data_2_p~1686 operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.289 ns" { operandfetch:ID|register_array[5][3] {} operandfetch:ID|Read_Data_2_p~1670 {} operandfetch:ID|Read_Data_2_p~1671 {} operandfetch:ID|Read_Data_2_p~1672 {} operandfetch:ID|Read_Data_2_p~1675 {} operandfetch:ID|Read_Data_2_p~1686 {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 0.507ns 0.260ns 2.624ns 0.991ns 0.251ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.438ns 0.271ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock_48Mhz " "Info: No valid register-to-register data paths exist for clock \"Clock_48Mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register reset register operandfetch:ID\|Instruction_pp\[24\] -1.666 ns " "Info: Minimum slack time is -1.666 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"reset\" and destination register \"operandfetch:ID\|Instruction_pp\[24\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.795 ns + Shortest register register " "Info: + Shortest register to register delay is 0.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset 1 REG LCFF_X30_Y24_N23 189 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.371 ns) 0.711 ns operandfetch:ID\|Write_Address_2_p~59 2 COMB LCCOMB_X30_Y24_N24 1 " "Info: 2: + IC(0.340 ns) + CELL(0.371 ns) = 0.711 ns; Loc. = LCCOMB_X30_Y24_N24; Fanout = 1; COMB Node = 'operandfetch:ID\|Write_Address_2_p~59'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.711 ns" { reset operandfetch:ID|Write_Address_2_p~59 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.795 ns operandfetch:ID\|Instruction_pp\[24\] 3 REG LCFF_X30_Y24_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.795 ns; Loc. = LCFF_X30_Y24_N25; Fanout = 3; REG Node = 'operandfetch:ID\|Instruction_pp\[24\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { operandfetch:ID|Write_Address_2_p~59 operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.455 ns ( 57.23 % ) " "Info: Total cell delay = 0.455 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 42.77 % ) " "Info: Total interconnect delay = 0.340 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { reset operandfetch:ID|Write_Address_2_p~59 operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.795 ns" { reset {} operandfetch:ID|Write_Address_2_p~59 {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 0.340ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.461 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.461 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.445 ns + Smallest " "Info: + Smallest clock skew is 2.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.099 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.787 ns) 2.900 ns clock 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(1.022 ns) + CELL(0.787 ns) = 2.900 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.533 ns clock~clkctrl 4 COMB CLKCTRL_G1 518 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G1; Fanout = 518; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 5.099 ns operandfetch:ID\|Instruction_pp\[24\] 5 REG LCFF_X30_Y24_N25 3 " "Info: 5: + IC(1.029 ns) + CELL(0.537 ns) = 5.099 ns; Loc. = LCFF_X30_Y24_N25; Fanout = 3; REG Node = 'operandfetch:ID\|Instruction_pp\[24\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.97 % ) " "Info: Total cell delay = 1.324 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 74.03 % ) " "Info: Total interconnect delay = 3.775 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns reset 3 REG LCFF_X30_Y24_N23 189 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { reset operandfetch:ID|Write_Address_2_p~59 operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.795 ns" { reset {} operandfetch:ID|Write_Address_2_p~59 {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 0.340ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 109 " "Warning: Can't achieve minimum setup and hold requirement video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 109 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "reset SW8 Clock_48Mhz 6.359 ns register " "Info: tsu for register \"reset\" (data pin = \"SW8\", clock pin = \"Clock_48Mhz\") is 6.359 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.691 ns + Longest pin register " "Info: + Longest pin to register delay is 6.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW8 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'SW8'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.615 ns) + CELL(0.150 ns) 6.607 ns reset~65 2 COMB LCCOMB_X30_Y24_N22 1 " "Info: 2: + IC(5.615 ns) + CELL(0.150 ns) = 6.607 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 1; COMB Node = 'reset~65'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.765 ns" { SW8 reset~65 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.691 ns reset 3 REG LCFF_X30_Y24_N23 189 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.691 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { reset~65 reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 16.08 % ) " "Info: Total cell delay = 1.076 ns ( 16.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.615 ns ( 83.92 % ) " "Info: Total interconnect delay = 5.615 ns ( 83.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.691 ns" { SW8 reset~65 reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.691 ns" { SW8 {} SW8~combout {} reset~65 {} reset {} } { 0.000ns 0.000ns 5.615ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns reset 3 REG LCFF_X30_Y24_N23 189 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.691 ns" { SW8 reset~65 reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.691 ns" { SW8 {} SW8~combout {} reset~65 {} reset {} } { 0.000ns 0.000ns 5.615ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_48Mhz Video_blank_out VGA_SYNC:SYNC\|video_on_v 7.108 ns register " "Info: tco from clock \"Clock_48Mhz\" to destination pin \"Video_blank_out\" through register \"VGA_SYNC:SYNC\|video_on_v\" is 7.108 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.667 ns VGA_SYNC:SYNC\|video_on_v 3 REG LCFF_X25_Y18_N1 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_v'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.576 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.130 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:SYNC|video_on_v {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.549 ns + Longest register pin " "Info: + Longest register to pin delay is 6.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:SYNC\|video_on_v 1 REG LCFF_X25_Y18_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_v'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.438 ns) 1.549 ns VGA_SYNC:SYNC\|video_blank_out 2 COMB LCCOMB_X25_Y24_N0 3 " "Info: 2: + IC(1.111 ns) + CELL(0.438 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 3; COMB Node = 'VGA_SYNC:SYNC\|video_blank_out'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.549 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.202 ns) + CELL(2.798 ns) 6.549 ns Video_blank_out 3 PIN PIN_D6 0 " "Info: 3: + IC(2.202 ns) + CELL(2.798 ns) = 6.549 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'Video_blank_out'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.000 ns" { VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 49.41 % ) " "Info: Total cell delay = 3.236 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.313 ns ( 50.59 % ) " "Info: Total interconnect delay = 3.313 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.549 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.549 ns" { VGA_SYNC:SYNC|video_on_v {} VGA_SYNC:SYNC|video_blank_out {} Video_blank_out {} } { 0.000ns 1.111ns 2.202ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:SYNC|video_on_v {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.549 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.549 ns" { VGA_SYNC:SYNC|video_on_v {} VGA_SYNC:SYNC|video_blank_out {} Video_blank_out {} } { 0.000ns 1.111ns 2.202ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "switch_sync\[2\] DIPSwitch_3 Clock_48Mhz -2.498 ns register " "Info: th for register \"switch_sync\[2\]\" (data pin = \"DIPSwitch_3\", clock pin = \"Clock_48Mhz\") is -2.498 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.650 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns switch_sync\[2\] 3 REG LCFF_X25_Y24_N3 1 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X25_Y24_N3; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} switch_sync[2] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.056 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DIPSwitch_3 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'DIPSwitch_3'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIPSwitch_3 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.149 ns) 2.972 ns switch_sync\[2\]~feeder 2 COMB LCCOMB_X25_Y24_N2 1 " "Info: 2: + IC(1.824 ns) + CELL(0.149 ns) = 2.972 ns; Loc. = LCCOMB_X25_Y24_N2; Fanout = 1; COMB Node = 'switch_sync\[2\]~feeder'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.973 ns" { DIPSwitch_3 switch_sync[2]~feeder } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.056 ns switch_sync\[2\] 3 REG LCFF_X25_Y24_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.056 ns; Loc. = LCFF_X25_Y24_N3; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 40.31 % ) " "Info: Total cell delay = 1.232 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 59.69 % ) " "Info: Total interconnect delay = 1.824 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.056 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.056 ns" { DIPSwitch_3 {} DIPSwitch_3~combout {} switch_sync[2]~feeder {} switch_sync[2] {} } { 0.000ns 0.000ns 1.824ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} switch_sync[2] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.056 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.056 ns" { DIPSwitch_3 {} DIPSwitch_3~combout {} switch_sync[2]~feeder {} switch_sync[2] {} } { 0.000ns 0.000ns 1.824ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Allocated 228 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 02:35:49 2015 " "Info: Processing ended: Thu Mar 26 02:35:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
