Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun Aug  2 11:32:50 2020
| Host             : DESKTOP-RSCA5E9 running 64-bit major release  (build 9200)
| Command          : report_power -file ARMSOC_TOP_with_busmatrix_power_routed.rpt -pb ARMSOC_TOP_with_busmatrix_power_summary_routed.pb -rpx ARMSOC_TOP_with_busmatrix_power_routed.rpx
| Design           : ARMSOC_TOP_with_busmatrix
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.233        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.132        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        5 |       --- |             --- |
| Slice Logic              |     0.033 |    61286 |       --- |             --- |
|   LUT as Logic           |     0.030 |    28685 |     63400 |           45.24 |
|   CARRY4                 |     0.002 |      791 |     15850 |            4.99 |
|   Register               |    <0.001 |    22414 |    126800 |           17.68 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Distributed RAM |    <0.001 |      984 |     19000 |            5.18 |
|   F7/F8 Muxes            |    <0.001 |     1988 |     63400 |            3.14 |
|   LUT as Shift Register  |    <0.001 |      853 |     19000 |            4.49 |
|   Others                 |     0.000 |      507 |       --- |             --- |
| Signals                  |     0.052 |    49211 |       --- |             --- |
| Block RAM                |     0.033 |       53 |       135 |           39.26 |
| DSPs                     |     0.002 |       49 |       240 |           20.42 |
| I/O                      |     0.010 |       77 |       210 |           36.67 |
| Static Power             |     0.100 |          |           |                 |
| Total                    |     0.233 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.137 |       0.120 |      0.017 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+-------------+-----------------+
| Clock        | Domain      | Constraint (ns) |
+--------------+-------------+-----------------+
| cam_pclk_pin | PCLK        |            40.0 |
| dbg_tck_pin  | TCK         |            20.0 |
| sys_clk_pin  | SYS_CLK100M |            10.0 |
+--------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| ARMSOC_TOP_with_busmatrix                                                             |     0.132 |
|   GPIO_IOBUF[0]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[10]_inst                                                                 |     0.000 |
|   GPIO_IOBUF[11]_inst                                                                 |     0.000 |
|   GPIO_IOBUF[12]_inst                                                                 |     0.000 |
|   GPIO_IOBUF[13]_inst                                                                 |     0.000 |
|   GPIO_IOBUF[14]_inst                                                                 |     0.000 |
|   GPIO_IOBUF[15]_inst                                                                 |     0.000 |
|   GPIO_IOBUF[1]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[2]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[3]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[4]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[5]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[6]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[7]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[8]_inst                                                                  |     0.000 |
|   GPIO_IOBUF[9]_inst                                                                  |     0.000 |
|   SDA_IOBUF_inst                                                                      |    <0.001 |
|   TMS_IOBUF_inst                                                                      |    <0.001 |
|   uAHB2RAM                                                                            |     0.009 |
|   uAHB2ROM                                                                            |     0.009 |
|   u_AHB_DCMI                                                                          |     0.001 |
|     u_fifo_for_dcmi                                                                   |    <0.001 |
|       U0                                                                              |    <0.001 |
|         inst_fifo_gen                                                                 |    <0.001 |
|           gconvfifo.rf                                                                |    <0.001 |
|             grf.rf                                                                    |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 gras.rsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwas.wsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                   inst_blk_mem_gen                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                       valid.cstr                                                      |    <0.001 |
|                         ramloop[0].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |     0.000 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |     0.000 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|   u_APB2MEM                                                                           |     0.001 |
|   u_CNN_for_M3_cxy                                                                    |     0.009 |
|     u_CNN                                                                             |     0.009 |
|       u_fullconnect                                                                   |     0.001 |
|         u_matrix_0                                                                    |    <0.001 |
|           u_vector_mult_1                                                             |    <0.001 |
|             u_mult                                                                    |    <0.001 |
|               U0                                                                      |    <0.001 |
|                 i_mult                                                                |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|             weight_reg_r1_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r1_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r1_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r1_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r1_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r1_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r1_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r1_64_127_12_14                                                |    <0.001 |
|             weight_reg_r1_64_127_15_15                                                |    <0.001 |
|             weight_reg_r1_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r1_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r1_64_127_9_11                                                 |    <0.001 |
|             weight_reg_r2_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r2_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r2_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r2_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r2_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r2_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r2_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r2_64_127_12_14                                                |    <0.001 |
|             weight_reg_r2_64_127_15_15                                                |    <0.001 |
|             weight_reg_r2_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r2_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r2_64_127_9_11                                                 |    <0.001 |
|           u_vector_mult_2                                                             |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             weight_reg_r1_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r1_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r1_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r1_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r1_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r1_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r1_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r1_64_127_12_14                                                |    <0.001 |
|             weight_reg_r1_64_127_15_15                                                |    <0.001 |
|             weight_reg_r1_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r1_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r1_64_127_9_11                                                 |    <0.001 |
|             weight_reg_r2_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r2_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r2_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r2_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r2_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r2_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r2_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r2_64_127_12_14                                                |    <0.001 |
|             weight_reg_r2_64_127_15_15                                                |    <0.001 |
|             weight_reg_r2_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r2_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r2_64_127_9_11                                                 |    <0.001 |
|           u_vector_mult_3                                                             |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             weight_reg_r1_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r1_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r1_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r1_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r1_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r1_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r1_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r1_64_127_12_14                                                |    <0.001 |
|             weight_reg_r1_64_127_15_15                                                |    <0.001 |
|             weight_reg_r1_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r1_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r1_64_127_9_11                                                 |    <0.001 |
|             weight_reg_r2_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r2_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r2_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r2_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r2_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r2_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r2_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r2_64_127_12_14                                                |    <0.001 |
|             weight_reg_r2_64_127_15_15                                                |    <0.001 |
|             weight_reg_r2_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r2_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r2_64_127_9_11                                                 |    <0.001 |
|           u_vector_mult_4                                                             |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             weight_reg_r1_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r1_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r1_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r1_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r1_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r1_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r1_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r1_64_127_12_14                                                |    <0.001 |
|             weight_reg_r1_64_127_15_15                                                |    <0.001 |
|             weight_reg_r1_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r1_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r1_64_127_9_11                                                 |    <0.001 |
|             weight_reg_r2_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r2_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r2_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r2_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r2_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r2_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r2_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r2_64_127_12_14                                                |    <0.001 |
|             weight_reg_r2_64_127_15_15                                                |    <0.001 |
|             weight_reg_r2_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r2_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r2_64_127_9_11                                                 |    <0.001 |
|           u_vector_mult_5                                                             |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             weight_reg_r1_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r1_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r1_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r1_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r1_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r1_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r1_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r1_64_127_12_14                                                |    <0.001 |
|             weight_reg_r1_64_127_15_15                                                |    <0.001 |
|             weight_reg_r1_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r1_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r1_64_127_9_11                                                 |    <0.001 |
|             weight_reg_r2_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r2_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r2_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r2_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r2_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r2_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r2_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r2_64_127_12_14                                                |    <0.001 |
|             weight_reg_r2_64_127_15_15                                                |    <0.001 |
|             weight_reg_r2_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r2_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r2_64_127_9_11                                                 |    <0.001 |
|           u_vector_mult_6                                                             |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             weight_reg_r1_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r1_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r1_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r1_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r1_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r1_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r1_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r1_64_127_12_14                                                |    <0.001 |
|             weight_reg_r1_64_127_15_15                                                |    <0.001 |
|             weight_reg_r1_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r1_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r1_64_127_9_11                                                 |    <0.001 |
|             weight_reg_r2_0_63_0_2                                                    |    <0.001 |
|             weight_reg_r2_0_63_12_14                                                  |    <0.001 |
|             weight_reg_r2_0_63_15_15                                                  |    <0.001 |
|             weight_reg_r2_0_63_3_5                                                    |    <0.001 |
|             weight_reg_r2_0_63_6_8                                                    |    <0.001 |
|             weight_reg_r2_0_63_9_11                                                   |    <0.001 |
|             weight_reg_r2_64_127_0_2                                                  |    <0.001 |
|             weight_reg_r2_64_127_12_14                                                |    <0.001 |
|             weight_reg_r2_64_127_15_15                                                |    <0.001 |
|             weight_reg_r2_64_127_3_5                                                  |    <0.001 |
|             weight_reg_r2_64_127_6_8                                                  |    <0.001 |
|             weight_reg_r2_64_127_9_11                                                 |    <0.001 |
|       u_layer1                                                                        |     0.007 |
|         u_CNN_layer1_channel_0                                                        |     0.001 |
|           u_conv_1                                                                    |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_11                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_12                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|               memory_reg_0_31_0_5                                                     |     0.000 |
|               memory_reg_0_31_12_15                                                   |     0.000 |
|               memory_reg_0_31_6_11                                                    |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|         u_CNN_layer1_channel_1                                                        |     0.001 |
|           u_conv_1                                                                    |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_11                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_12                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|               memory_reg_0_31_0_5                                                     |     0.000 |
|               memory_reg_0_31_12_15                                                   |     0.000 |
|               memory_reg_0_31_6_11                                                    |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|         u_CNN_layer1_channel_2                                                        |     0.001 |
|           u_conv_1                                                                    |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_11                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_12                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|               memory_reg_0_31_0_5                                                     |     0.000 |
|               memory_reg_0_31_12_15                                                   |     0.000 |
|               memory_reg_0_31_6_11                                                    |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|         u_CNN_layer1_channel_3                                                        |     0.001 |
|           u_conv_1                                                                    |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_mult                                                                    |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_11                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_pooling_12                                                                |    <0.001 |
|             u_FIFO_cxy                                                                |    <0.001 |
|               memory_reg_0_31_0_5                                                     |     0.000 |
|               memory_reg_0_31_12_15                                                   |     0.000 |
|               memory_reg_0_31_6_11                                                    |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|       u_layer2                                                                        |    <0.001 |
|         u_CNN_layer2_core_1                                                           |    <0.001 |
|           MEM_CONV_B_reg_r1_0_7_0_5                                                   |    <0.001 |
|           MEM_CONV_B_reg_r1_0_7_12_15                                                 |    <0.001 |
|           MEM_CONV_B_reg_r1_0_7_6_11                                                  |    <0.001 |
|           MEM_CONV_B_reg_r2_0_7_0_5                                                   |    <0.001 |
|           MEM_CONV_B_reg_r2_0_7_12_15                                                 |    <0.001 |
|           MEM_CONV_B_reg_r2_0_7_6_11                                                  |    <0.001 |
|           pooling_core_1                                                              |     0.000 |
|             u_slide_window_3x3                                                        |     0.000 |
|           pooling_core_2                                                              |     0.000 |
|             u_slide_window_3x3                                                        |     0.000 |
|           u_conv_channel_0                                                            |    <0.001 |
|             u_mult_11                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_12                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_13                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_21                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_22                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_23                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_31                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_32                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_33                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |    <0.001 |
|           u_conv_channel_1                                                            |     0.000 |
|             u_mult_11                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_12                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_13                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_21                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_22                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_23                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_31                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_32                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_33                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |     0.000 |
|           u_conv_channel_2                                                            |     0.000 |
|             u_mult_11                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_12                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_13                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_21                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_22                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_23                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_31                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_32                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_33                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |     0.000 |
|           u_conv_channel_3                                                            |     0.000 |
|             u_mult_11                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_12                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_13                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_21                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_22                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_23                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_31                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_32                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_mult_33                                                                 |     0.000 |
|               U0                                                                      |     0.000 |
|                 i_mult                                                                |     0.000 |
|                   gDSP.gDSP_only.iDSP                                                 |     0.000 |
|             u_slide_window_3x3                                                        |     0.000 |
|   u_CORTEXM3INTEGRATION                                                               |     0.062 |
|     u_cortexm3ds_logic                                                                |     0.062 |
|   u_IPU_for_M3                                                                        |     0.002 |
|     u_IPU_top_cxy                                                                     |     0.002 |
|       u_RGB_binarize                                                                  |    <0.001 |
|       u_centroid_calculator_cxy                                                       |    <0.001 |
|       u_phase0_core                                                                   |     0.001 |
|         u_slide_window_3x3                                                            |     0.001 |
|       u_phase1_core                                                                   |    <0.001 |
|         u_slide_window_3x3                                                            |    <0.001 |
|       u_resize_core                                                                   |    <0.001 |
|         u_slide_window_3x3                                                            |    <0.001 |
|     u_seg_scan_decode                                                                 |    <0.001 |
|   u_SD_card_interface_cxy                                                             |    <0.001 |
|     read_data_reg_r1_0_63_0_2                                                         |     0.000 |
|     read_data_reg_r1_0_63_3_5                                                         |     0.000 |
|     read_data_reg_r1_0_63_6_6                                                         |     0.000 |
|     read_data_reg_r1_0_63_7_7                                                         |     0.000 |
|     read_data_reg_r1_128_191_0_2                                                      |     0.000 |
|     read_data_reg_r1_128_191_3_5                                                      |     0.000 |
|     read_data_reg_r1_128_191_6_6                                                      |     0.000 |
|     read_data_reg_r1_128_191_7_7                                                      |     0.000 |
|     read_data_reg_r1_192_255_0_2                                                      |     0.000 |
|     read_data_reg_r1_192_255_3_5                                                      |     0.000 |
|     read_data_reg_r1_192_255_6_6                                                      |     0.000 |
|     read_data_reg_r1_192_255_7_7                                                      |     0.000 |
|     read_data_reg_r1_256_319_0_2                                                      |     0.000 |
|     read_data_reg_r1_256_319_3_5                                                      |     0.000 |
|     read_data_reg_r1_256_319_6_6                                                      |     0.000 |
|     read_data_reg_r1_256_319_7_7                                                      |     0.000 |
|     read_data_reg_r1_320_383_0_2                                                      |     0.000 |
|     read_data_reg_r1_320_383_3_5                                                      |     0.000 |
|     read_data_reg_r1_320_383_6_6                                                      |     0.000 |
|     read_data_reg_r1_320_383_7_7                                                      |     0.000 |
|     read_data_reg_r1_384_447_0_2                                                      |     0.000 |
|     read_data_reg_r1_384_447_3_5                                                      |     0.000 |
|     read_data_reg_r1_384_447_6_6                                                      |     0.000 |
|     read_data_reg_r1_384_447_7_7                                                      |     0.000 |
|     read_data_reg_r1_448_511_0_2                                                      |     0.000 |
|     read_data_reg_r1_448_511_3_5                                                      |     0.000 |
|     read_data_reg_r1_448_511_6_6                                                      |     0.000 |
|     read_data_reg_r1_448_511_7_7                                                      |     0.000 |
|     read_data_reg_r1_64_127_0_2                                                       |     0.000 |
|     read_data_reg_r1_64_127_3_5                                                       |     0.000 |
|     read_data_reg_r1_64_127_6_6                                                       |     0.000 |
|     read_data_reg_r1_64_127_7_7                                                       |     0.000 |
|     read_data_reg_r2_0_63_0_2                                                         |     0.000 |
|     read_data_reg_r2_0_63_3_5                                                         |     0.000 |
|     read_data_reg_r2_0_63_6_6                                                         |     0.000 |
|     read_data_reg_r2_0_63_7_7                                                         |     0.000 |
|     read_data_reg_r2_128_191_0_2                                                      |     0.000 |
|     read_data_reg_r2_128_191_3_5                                                      |     0.000 |
|     read_data_reg_r2_128_191_6_6                                                      |     0.000 |
|     read_data_reg_r2_128_191_7_7                                                      |     0.000 |
|     read_data_reg_r2_192_255_0_2                                                      |     0.000 |
|     read_data_reg_r2_192_255_3_5                                                      |     0.000 |
|     read_data_reg_r2_192_255_6_6                                                      |     0.000 |
|     read_data_reg_r2_192_255_7_7                                                      |     0.000 |
|     read_data_reg_r2_256_319_0_2                                                      |     0.000 |
|     read_data_reg_r2_256_319_3_5                                                      |     0.000 |
|     read_data_reg_r2_256_319_6_6                                                      |     0.000 |
|     read_data_reg_r2_256_319_7_7                                                      |     0.000 |
|     read_data_reg_r2_320_383_0_2                                                      |     0.000 |
|     read_data_reg_r2_320_383_3_5                                                      |     0.000 |
|     read_data_reg_r2_320_383_6_6                                                      |     0.000 |
|     read_data_reg_r2_320_383_7_7                                                      |     0.000 |
|     read_data_reg_r2_384_447_0_2                                                      |     0.000 |
|     read_data_reg_r2_384_447_3_5                                                      |     0.000 |
|     read_data_reg_r2_384_447_6_6                                                      |     0.000 |
|     read_data_reg_r2_384_447_7_7                                                      |     0.000 |
|     read_data_reg_r2_448_511_0_2                                                      |     0.000 |
|     read_data_reg_r2_448_511_3_5                                                      |     0.000 |
|     read_data_reg_r2_448_511_6_6                                                      |     0.000 |
|     read_data_reg_r2_448_511_7_7                                                      |     0.000 |
|     read_data_reg_r2_64_127_0_2                                                       |     0.000 |
|     read_data_reg_r2_64_127_3_5                                                       |     0.000 |
|     read_data_reg_r2_64_127_6_6                                                       |     0.000 |
|     read_data_reg_r2_64_127_7_7                                                       |     0.000 |
|     read_data_reg_r3_0_63_0_2                                                         |     0.000 |
|     read_data_reg_r3_0_63_3_5                                                         |     0.000 |
|     read_data_reg_r3_0_63_6_6                                                         |     0.000 |
|     read_data_reg_r3_0_63_7_7                                                         |     0.000 |
|     read_data_reg_r3_128_191_0_2                                                      |     0.000 |
|     read_data_reg_r3_128_191_3_5                                                      |     0.000 |
|     read_data_reg_r3_128_191_6_6                                                      |     0.000 |
|     read_data_reg_r3_128_191_7_7                                                      |     0.000 |
|     read_data_reg_r3_192_255_0_2                                                      |     0.000 |
|     read_data_reg_r3_192_255_3_5                                                      |     0.000 |
|     read_data_reg_r3_192_255_6_6                                                      |     0.000 |
|     read_data_reg_r3_192_255_7_7                                                      |     0.000 |
|     read_data_reg_r3_256_319_0_2                                                      |     0.000 |
|     read_data_reg_r3_256_319_3_5                                                      |     0.000 |
|     read_data_reg_r3_256_319_6_6                                                      |     0.000 |
|     read_data_reg_r3_256_319_7_7                                                      |     0.000 |
|     read_data_reg_r3_320_383_0_2                                                      |     0.000 |
|     read_data_reg_r3_320_383_3_5                                                      |     0.000 |
|     read_data_reg_r3_320_383_6_6                                                      |     0.000 |
|     read_data_reg_r3_320_383_7_7                                                      |     0.000 |
|     read_data_reg_r3_384_447_0_2                                                      |     0.000 |
|     read_data_reg_r3_384_447_3_5                                                      |     0.000 |
|     read_data_reg_r3_384_447_6_6                                                      |     0.000 |
|     read_data_reg_r3_384_447_7_7                                                      |     0.000 |
|     read_data_reg_r3_448_511_0_2                                                      |     0.000 |
|     read_data_reg_r3_448_511_3_5                                                      |     0.000 |
|     read_data_reg_r3_448_511_6_6                                                      |     0.000 |
|     read_data_reg_r3_448_511_7_7                                                      |     0.000 |
|     read_data_reg_r3_64_127_0_2                                                       |     0.000 |
|     read_data_reg_r3_64_127_3_5                                                       |     0.000 |
|     read_data_reg_r3_64_127_6_6                                                       |     0.000 |
|     read_data_reg_r3_64_127_7_7                                                       |     0.000 |
|     read_data_reg_r4_0_63_0_2                                                         |     0.000 |
|     read_data_reg_r4_0_63_3_5                                                         |     0.000 |
|     read_data_reg_r4_0_63_6_6                                                         |     0.000 |
|     read_data_reg_r4_0_63_7_7                                                         |     0.000 |
|     read_data_reg_r4_128_191_0_2                                                      |     0.000 |
|     read_data_reg_r4_128_191_3_5                                                      |     0.000 |
|     read_data_reg_r4_128_191_6_6                                                      |     0.000 |
|     read_data_reg_r4_128_191_7_7                                                      |     0.000 |
|     read_data_reg_r4_192_255_0_2                                                      |     0.000 |
|     read_data_reg_r4_192_255_3_5                                                      |     0.000 |
|     read_data_reg_r4_192_255_6_6                                                      |     0.000 |
|     read_data_reg_r4_192_255_7_7                                                      |     0.000 |
|     read_data_reg_r4_256_319_0_2                                                      |     0.000 |
|     read_data_reg_r4_256_319_3_5                                                      |     0.000 |
|     read_data_reg_r4_256_319_6_6                                                      |     0.000 |
|     read_data_reg_r4_256_319_7_7                                                      |     0.000 |
|     read_data_reg_r4_320_383_0_2                                                      |     0.000 |
|     read_data_reg_r4_320_383_3_5                                                      |     0.000 |
|     read_data_reg_r4_320_383_6_6                                                      |     0.000 |
|     read_data_reg_r4_320_383_7_7                                                      |     0.000 |
|     read_data_reg_r4_384_447_0_2                                                      |     0.000 |
|     read_data_reg_r4_384_447_3_5                                                      |     0.000 |
|     read_data_reg_r4_384_447_6_6                                                      |     0.000 |
|     read_data_reg_r4_384_447_7_7                                                      |     0.000 |
|     read_data_reg_r4_448_511_0_2                                                      |     0.000 |
|     read_data_reg_r4_448_511_3_5                                                      |     0.000 |
|     read_data_reg_r4_448_511_6_6                                                      |     0.000 |
|     read_data_reg_r4_448_511_7_7                                                      |     0.000 |
|     read_data_reg_r4_64_127_0_2                                                       |     0.000 |
|     read_data_reg_r4_64_127_3_5                                                       |     0.000 |
|     read_data_reg_r4_64_127_6_6                                                       |     0.000 |
|     read_data_reg_r4_64_127_7_7                                                       |     0.000 |
|     sd_card_top_m0                                                                    |    <0.001 |
|       sd_card_cmd_m0                                                                  |    <0.001 |
|       sd_card_sec_read_write_m0                                                       |    <0.001 |
|       spi_master_m0                                                                   |    <0.001 |
|   u_VGA_ahb_top                                                                       |     0.009 |
|     u_VGA_640x480                                                                     |    <0.001 |
|     u_bram_for_vga                                                                    |     0.008 |
|       U0                                                                              |     0.008 |
|         inst_blk_mem_gen                                                              |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                        |     0.008 |
|             valid.cstr                                                                |     0.008 |
|               bindec_a.bindec_inst_a                                                  |    <0.001 |
|               bindec_b.bindec_inst_b                                                  |    <0.001 |
|               has_mux_a.A                                                             |    <0.001 |
|               has_mux_b.B                                                             |    <0.001 |
|               ramloop[0].ram.r                                                        |     0.002 |
|                 prim_noinit.ram                                                       |     0.002 |
|               ramloop[10].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[11].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[12].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[13].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[14].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[15].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[16].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[17].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[18].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[19].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[1].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[20].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[21].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[22].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[23].ram.r                                                       |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[2].ram.r                                                        |     0.002 |
|                 prim_noinit.ram                                                       |     0.002 |
|               ramloop[3].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[4].ram.r                                                        |     0.002 |
|                 prim_noinit.ram                                                       |     0.002 |
|               ramloop[5].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[6].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[7].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[8].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|               ramloop[9].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|     u_bram_for_vga_cam                                                                |    <0.001 |
|       U0                                                                              |    <0.001 |
|         inst_blk_mem_gen                                                              |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|             valid.cstr                                                                |    <0.001 |
|               ramloop[0].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                       |    <0.001 |
|   u_camera_driver                                                                     |    <0.001 |
|     camera_ini                                                                        |    <0.001 |
|       IIC                                                                             |    <0.001 |
|   u_cmsdk_ahb_gpio                                                                    |    <0.001 |
|     u_ahb_to_gpio                                                                     |    <0.001 |
|     u_iop_gpio                                                                        |    <0.001 |
|   u_cmsdk_ahb_to_apb                                                                  |    <0.001 |
|   u_cmsdk_apb_timer1                                                                  |    <0.001 |
|   u_cmsdk_apb_uart0                                                                   |    <0.001 |
|   u_cmsdk_apb_uart1                                                                   |    <0.001 |
|   u_custom_ahb_busmatrix                                                              |     0.003 |
|     u_custom_BusMatrixInput_0                                                         |     0.001 |
|     u_custom_BusMatrixInput_1                                                         |    <0.001 |
|     u_custom_BusMatrixInput_2                                                         |    <0.001 |
|     u_custom_BusMatrixInput_3                                                         |    <0.001 |
|     u_custom_busmatrixdecoders0                                                       |    <0.001 |
|       u_custom_ahb_busmatrix_default_slave                                            |    <0.001 |
|     u_custom_busmatrixdecoders1                                                       |    <0.001 |
|       u_custom_ahb_busmatrix_default_slave                                            |    <0.001 |
|     u_custom_busmatrixdecoders2                                                       |    <0.001 |
|       u_custom_ahb_busmatrix_default_slave                                            |    <0.001 |
|     u_custom_busmatrixdecoders3                                                       |    <0.001 |
|       u_custom_ahb_busmatrix_default_slave                                            |    <0.001 |
|     u_custom_busmatrixoutputm0_0                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm1_1                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm2_2                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm3_3                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm4_4                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm5_5                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm6_6                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm7_7                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|     u_custom_busmatrixoutputm8_8                                                      |    <0.001 |
|       u_output_arb                                                                    |    <0.001 |
|   u_custom_ahb_dma_cxy                                                                |     0.002 |
|     u_fifo_for_dma_cxy                                                                |     0.002 |
|       U0                                                                              |     0.002 |
|         inst_fifo_gen                                                                 |     0.002 |
|           gconvfifo.rf                                                                |     0.002 |
|             grf.rf                                                                    |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 grss.rsts                                                             |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwss.wsts                                                             |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |     0.002 |
|                   inst_blk_mem_gen                                                    |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |     0.002 |
|                       valid.cstr                                                      |     0.002 |
|                         ramloop[0].ram.r                                              |     0.002 |
|                           prim_noinit.ram                                             |     0.002 |
+---------------------------------------------------------------------------------------+-----------+


