Running: /afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/biggaddertest_isim_beh.exe -prj /afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/biggaddertest_beh.prj work.biggaddertest work.glbl 
ISim O.61xd (signature 0xb4d1ced7)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"/afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/halfadder.v\" into library work
Analyzing Verilog file \"/afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/add.v\" into library work
Analyzing Verilog file \"/afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/bigadder.v\" into library work
Analyzing Verilog file \"/afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/biggaddertest.v\" into library work
Analyzing Verilog file \"/afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 114440 KB
Fuse CPU Usage: 200 ms
Compiling module halfadder
Compiling module fulladder
Compiling module bigadder
Compiling module biggaddertest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /afs/inf.ed.ac.uk/user/s10/s1006260/ComputerDesign/Project1/Practical_3_ISE_Project/biggaddertest_isim_beh.exe
Fuse Memory Usage: 410456 KB
Fuse CPU Usage: 230 ms
GCC CPU Usage: 1730 ms
