Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb 28 15:31:22 2023
| Host         : ensipc330 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file system_timing.rpt
| Design       : system
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.207        0.000                      0                  368        0.129        0.000                      0                  368        2.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBIN    {0.000 4.000}        8.000           125.000         
  clk80      {0.000 6.250}        12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       6.751        0.000                       0                     2  
  clk80             1.207        0.000                      0                  368        0.129        0.000                      0                  368        5.750        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751                MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000               MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751                MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000               MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk80
  To Clock:  clk80

Setup :            0  Failing Endpoints,  Worst Slack        1.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 i_PO/AD_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk80  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk80  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk80 fall@6.250ns - clk80 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.123ns (26.161%)  route 3.170ns (73.839%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 9.482 - 6.250 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80 rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.075    clk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.163 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.963    clk80
                         BUFG (Prop_bufg_I_O)         0.101     3.064 r  clk80_BUFG_inst/O
                         net (fo=137, unplaced)       0.584     3.648    i_PO/clk80_BUFG
                         FDRE                                         r  i_PO/AD_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     4.104 f  i_PO/AD_q_reg[15]/Q
                         net (fo=2, unplaced)         0.976     5.080    i_PO/AD_q[15]
                         LUT6 (Prop_lut6_I0_O)        0.295     5.375 f  i_PO/xpm_memory_base_inst_i_27/O
                         net (fo=2, unplaced)         0.460     5.835    i_PC/gen_wr_a.gen_word_narrow.mem_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.124     5.959 f  i_PC/xpm_memory_base_inst_i_26/O
                         net (fo=3, unplaced)         0.467     6.426    i_PO/gen_wr_a.gen_word_narrow.mem_reg_1_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.550 r  i_PO/xpm_memory_base_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.017    i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/ena
                         LUT2 (Prop_lut2_I0_O)        0.124     7.141 r  i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_i_1/O
                         net (fo=8, unplaced)         0.800     7.941    i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0
                         RAMB36E1                                     r  i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk80 fall edge)      6.250     6.250 f  
    L16                                               0.000     6.250 f  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     7.671 f  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     8.110    clk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.193 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.952    clk80
                         BUFG (Prop_bufg_I_O)         0.091     9.043 f  clk80_BUFG_inst/O
                         net (fo=137, unplaced)       0.439     9.482    i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/clka
                         RAMB36E1                                     r  i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.271     9.753    
                         clock uncertainty           -0.073     9.680    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     9.148    i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  1.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_PO/PC_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk80  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_PO/PC_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk80  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80 rise@0.000ns - clk80 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80 rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.373    clk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.423 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.760    clk80
                         BUFG (Prop_bufg_I_O)         0.026     0.786 r  clk80_BUFG_inst/O
                         net (fo=137, unplaced)       0.114     0.900    i_PO/clk80_BUFG
                         FDRE                                         r  i_PO/PC_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  i_PO/PC_q_reg[11]/Q
                         net (fo=2, unplaced)         0.130     1.171    i_PO/PC_q_reg[11]
                         LUT3 (Prop_lut3_I2_O)        0.045     1.216 r  i_PO/PC_q[8]_i_2/O
                         net (fo=1, unplaced)         0.000     1.216    i_PO/PC_q[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.279 r  i_PO/PC_q_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.279    i_PO/PC_q_reg[8]_i_1_n_4
                         FDRE                                         r  i_PO/PC_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80 rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.706    clk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.759 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.114    clk80
                         BUFG (Prop_bufg_I_O)         0.029     1.143 r  clk80_BUFG_inst/O
                         net (fo=137, unplaced)       0.259     1.402    i_PO/clk80_BUFG
                         FDRE                                         r  i_PO/PC_q_reg[11]/C
                         clock pessimism             -0.357     1.045    
                         FDRE (Hold_fdre_C_D)         0.105     1.150    i_PO/PC_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk80
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924                i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860              MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.250       5.750                i_PC/FSM_onehot_ETAT_COURANT_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750                i_PC/FSM_onehot_ETAT_COURANT_reg[0]/C



