TimeQuest Timing Analyzer report for LoQritas
Thu Jun 27 00:20:07 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[4]'
 16. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 17. Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 19. Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 21. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 22. Slow 1200mV 85C Model Hold: 'GPIO1_D[4]'
 23. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'
 24. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 25. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 27. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[4]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 85C Model Metastability Report
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 51. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 53. Slow 1200mV 0C Model Setup: 'GPIO1_D[4]'
 54. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 55. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 56. Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 59. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 60. Slow 1200mV 0C Model Hold: 'GPIO1_D[4]'
 61. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
 62. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 63. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 65. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. Slow 1200mV 0C Model Metastability Report
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 88. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 90. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 91. Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Setup: 'GPIO1_D[4]'
 93. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 94. Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 96. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 97. Fast 1200mV 0C Model Hold: 'GPIO1_D[4]'
 98. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
 99. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
100. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
102. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Fast 1200mV 0C Model Metastability Report
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Board Trace Model Assignments
127. Input Transition Times
128. Slow Corner Signal Integrity Metrics
129. Fast Corner Signal Integrity Metrics
130. Setup Transfers
131. Hold Transfers
132. Recovery Transfers
133. Removal Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LoQritas                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPonce:CAP11|CAPclk                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|CAPclk }                                ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DIV800|altpll_component|auto_generated|pll1|inclk[0]  ; { DIV800|altpll_component|auto_generated|pll1|clk[0] }  ;
; GPIO1_D[4]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[4] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400 }                         ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 56.86 MHz   ; 56.86 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 118.91 MHz  ; 118.91 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 294.46 MHz  ; 294.46 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 365.23 MHz  ; 365.23 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 641.03 MHz  ; 250.0 MHz       ; GPIO1_D[4]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -4.730 ; -681.329      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.718 ; -4.718        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.738 ; -34.126       ;
; GPIO1_D[4]                                          ; -0.280 ; -0.625        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.043 ; -0.043        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.109  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.150  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.591 ; -1.592        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.139 ; -0.728        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.155  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.361  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.381  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.385  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.507  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.465 ; -10.033       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.057 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[4]                                          ; -3.000  ; -15.084       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -340.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.480   ; 0.000         ;
; CLOCK_50                                            ; 4.817   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.646   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.254 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                           ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                    ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+
; -4.730 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.513      ;
; -4.730 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.513      ;
; -4.730 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.513      ;
; -4.730 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.513      ;
; -4.730 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.513      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.656 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.439      ;
; -4.632 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.415      ;
; -4.632 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.415      ;
; -4.632 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.415      ;
; -4.632 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.415      ;
; -4.632 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.415      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.595 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.378      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.542 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.325      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.497 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.280      ;
; -4.494 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.277      ;
; -4.494 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.277      ;
; -4.494 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.277      ;
; -4.494 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.277      ;
; -4.494 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.277      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.445 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.228      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.359 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.702     ; 2.142      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.338 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.437      ;
; -4.240 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.339      ;
; -4.240 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.339      ;
; -4.240 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.339      ;
; -4.240 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.339      ;
; -4.240 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.339      ;
; -4.240 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.386     ; 2.339      ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -4.718 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.589      ;
; -4.690 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.561      ;
; -4.595 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.466      ;
; -4.568 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.439      ;
; -4.550 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.075     ; 2.428      ;
; -4.522 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.075     ; 2.400      ;
; -4.460 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.331      ;
; -4.458 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.083     ; 2.328      ;
; -4.451 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.322      ;
; -4.433 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.083     ; 2.303      ;
; -4.431 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.302      ;
; -4.426 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.297      ;
; -4.351 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.222      ;
; -4.326 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.197      ;
; -4.283 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.154      ;
; -4.217 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.088      ;
; -4.212 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.075     ; 2.090      ;
; -4.189 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 2.060      ;
; -4.021 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.082     ; 1.892      ;
; 1.138  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.580     ; 6.199      ;
; 1.189  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 6.159      ;
; 1.220  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 6.102      ;
; 1.294  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 6.040      ;
; 1.309  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 6.025      ;
; 1.322  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 6.011      ;
; 1.365  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.964      ;
; 1.378  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.954      ;
; 1.381  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.957      ;
; 1.386  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.937      ;
; 1.416  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.919      ;
; 1.439  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.587     ; 5.891      ;
; 1.445  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.580     ; 5.892      ;
; 1.491  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 5.836      ;
; 1.499  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 5.849      ;
; 1.499  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 5.849      ;
; 1.530  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 5.792      ;
; 1.531  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 5.791      ;
; 1.545  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.574     ; 5.798      ;
; 1.570  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 5.752      ;
; 1.586  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.740      ;
; 1.604  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.730      ;
; 1.604  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.730      ;
; 1.616  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.718      ;
; 1.622  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.713      ;
; 1.623  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.360      ;
; 1.623  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.360      ;
; 1.632  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.701      ;
; 1.632  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.701      ;
; 1.643  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.686      ;
; 1.666  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.668      ;
; 1.675  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.654      ;
; 1.676  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.653      ;
; 1.688  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.644      ;
; 1.688  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.644      ;
; 1.691  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.647      ;
; 1.692  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.646      ;
; 1.693  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.630      ;
; 1.716  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.577     ; 5.624      ;
; 1.721  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.624      ;
; 1.726  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.609      ;
; 1.726  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.609      ;
; 1.733  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.600      ;
; 1.737  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.577     ; 5.603      ;
; 1.746  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.587     ; 5.584      ;
; 1.793  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.536      ;
; 1.798  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.953     ; 5.166      ;
; 1.798  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.953     ; 5.166      ;
; 1.801  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 5.526      ;
; 1.801  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 5.526      ;
; 1.841  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 5.474      ;
; 1.846  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.581     ; 5.490      ;
; 1.852  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 5.473      ;
; 1.866  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.479      ;
; 1.877  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 5.445      ;
; 1.880  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.455      ;
; 1.893  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.433      ;
; 1.920  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.943     ; 5.054      ;
; 1.920  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.943     ; 5.054      ;
; 1.932  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.403      ;
; 1.932  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.403      ;
; 1.953  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.376      ;
; 1.954  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.375      ;
; 1.963  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 5.362      ;
; 1.977  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.589     ; 5.351      ;
; 1.993  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.339      ;
; 2.000  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.944     ; 4.973      ;
; 2.000  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.944     ; 4.973      ;
; 2.012  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.317      ;
; 2.031  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.314      ;
; 2.032  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.313      ;
; 2.040  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.293      ;
; 2.043  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.281      ;
; 2.047  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.577     ; 5.293      ;
; 2.048  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.577     ; 5.292      ;
; 2.140  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.578     ; 5.199      ;
; 2.155  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.944     ; 4.818      ;
; 2.155  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.944     ; 4.818      ;
; 2.162  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 5.163      ;
; 2.163  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 5.162      ;
; 2.176  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.169      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.738 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.907     ; 0.826      ;
; -1.684 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.616      ;
; -1.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.615      ;
; -1.681 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.613      ;
; -1.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.590      ;
; -1.656 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.907     ; 0.744      ;
; -1.540 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.472      ;
; -1.515 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.448      ;
; -1.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.425      ;
; -1.486 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.419      ;
; -1.418 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.350      ;
; -1.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.302      ;
; -1.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.271      ;
; -1.332 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.265      ;
; -1.323 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.255      ;
; -1.301 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.233      ;
; -1.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.228      ;
; -1.185 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.118      ;
; -1.112 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.045      ;
; -1.108 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.040      ;
; -1.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.991      ;
; -0.936 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.869      ;
; -0.924 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.857      ;
; -0.918 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.851      ;
; -0.898 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.831      ;
; -0.898 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.831      ;
; -0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.811      ;
; -0.876 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.809      ;
; -0.809 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.742      ;
; -0.371 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.305      ;
; -0.371 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.305      ;
; -0.370 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.304      ;
; -0.370 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.304      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.303      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.303      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.303      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.303      ;
; -0.367 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 3.199      ;
; -0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.301      ;
; -0.365 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 3.197      ;
; -0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.297      ;
; -0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.295      ;
; -0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.296      ;
; -0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.295      ;
; -0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.294      ;
; -0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.294      ;
; -0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.294      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.293      ;
; -0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.282      ;
; -0.348 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.281      ;
; -0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.280      ;
; -0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.279      ;
; -0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.277      ;
; -0.343 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.275      ;
; -0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.275      ;
; -0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.273      ;
; -0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.272      ;
; -0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.272      ;
; -0.334 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.266      ;
; -0.274 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 3.106      ;
; -0.252 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 3.083      ;
; -0.252 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 3.084      ;
; -0.252 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 3.084      ;
; -0.243 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 3.074      ;
; -0.219 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 3.051      ;
; -0.216 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 3.047      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.122      ;
; -0.185 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 3.016      ;
; -0.179 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.112      ;
; -0.179 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.112      ;
; -0.178 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.111      ;
; -0.177 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.110      ;
; -0.170 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.103      ;
; -0.168 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.101      ;
; -0.167 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.100      ;
; -0.162 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.095      ;
; -0.160 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 2.992      ;
; -0.160 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.093      ;
; -0.149 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 2.980      ;
; -0.147 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 2.978      ;
; -0.147 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 2.978      ;
; -0.122 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 2.954      ;
; -0.122 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.054      ;
; -0.107 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 2.938      ;
; -0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 2.930      ;
; -0.080 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 2.911      ;
; -0.075 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.916      ; 2.906      ;
; -0.062 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 2.894      ;
; -0.058 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.917      ; 2.890      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.978      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.973      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.973      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.970      ;
; -0.036 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.969      ;
; -0.029 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.962      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.960      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[4]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.280 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.988      ;
; -0.116 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.824      ;
; -0.115 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.823      ;
; -0.114 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.822      ;
; -0.113 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.821      ;
; -0.113 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.821      ;
; -0.112 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.820      ;
; -0.111 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.213      ; 0.819      ;
; 0.262  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.042     ; 0.691      ;
; 0.267  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.042     ; 0.686      ;
; 0.274  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.298  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.038     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.043 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.726      ; 1.473      ;
; 0.511  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.726      ; 1.419      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.109   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 0.835      ;
; 0.275   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 0.659      ;
; 0.318   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 0.626      ;
; 0.667   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 0.777      ;
; 0.785   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 0.659      ;
; 0.808   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 0.626      ;
; 310.802 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.631      ;
; 310.806 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.627      ;
; 310.997 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.436      ;
; 311.241 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.192      ;
; 311.263 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.170      ;
; 311.286 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.147      ;
; 311.529 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.904      ;
; 311.530 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.903      ;
; 311.537 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.896      ;
; 311.579 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.854      ;
; 623.566 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.367      ;
; 623.765 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.169      ;
; 623.788 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.146      ;
; 623.924 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.010      ;
; 624.088 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.845      ;
; 624.227 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.707      ;
; 624.275 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.659      ;
; 624.297 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.637      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.150 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.196     ; 0.659      ;
; 0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.591  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 0.580      ;
; -0.572  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 0.599      ;
; -0.429  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 0.742      ;
; -0.091  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.715      ; 0.580      ;
; -0.072  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.715      ; 0.599      ;
; 0.116   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.715      ; 0.787      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.395   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.497   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.716      ;
; 0.652   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.870      ;
; 0.773   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.991      ;
; 0.783   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.001      ;
; 1.008   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.227      ;
; 313.025 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.764      ;
; 313.047 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.786      ;
; 313.048 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.787      ;
; 313.048 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.787      ;
; 313.238 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.977      ;
; 313.240 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.979      ;
; 313.279 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 1.018      ;
; 313.554 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 1.293      ;
; 313.696 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 1.435      ;
; 313.700 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 1.439      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.139 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.558      ;
; -0.134 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.562      ;
; -0.129 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.567      ;
; -0.122 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.574      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.577      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.592      ;
; -0.064 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.632      ;
; -0.048 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.649      ;
; -0.045 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.652      ;
; -0.010 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.686      ;
; -0.007 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.690      ;
; 0.004  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.700      ;
; 0.007  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.703      ;
; 0.008  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.704      ;
; 0.010  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.706      ;
; 0.010  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.706      ;
; 0.017  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.714      ;
; 0.065  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.762      ;
; 0.068  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.764      ;
; 0.097  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.793      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.797      ;
; 0.112  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.808      ;
; 0.120  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.816      ;
; 0.135  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.459      ; 2.831      ;
; 0.155  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.852      ;
; 0.176  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.873      ;
; 0.217  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.196      ; 0.580      ;
; 0.264  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.961      ;
; 0.285  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.460      ; 2.982      ;
; 0.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.385  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.525  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.745      ;
; 0.551  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.558  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.777      ;
; 0.598  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.817      ;
; 0.721  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.941      ;
; 0.744  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.962      ;
; 0.757  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.976      ;
; 0.758  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.977      ;
; 0.760  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.979      ;
; 0.764  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.983      ;
; 0.765  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.984      ;
; 0.766  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.985      ;
; 0.767  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.986      ;
; 0.768  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.987      ;
; 0.768  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.987      ;
; 0.877  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.096      ;
; 0.903  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.121      ;
; 0.907  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.125      ;
; 0.921  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.140      ;
; 0.921  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.140      ;
; 0.922  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.141      ;
; 0.922  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.141      ;
; 0.924  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.143      ;
; 0.926  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.145      ;
; 0.927  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.146      ;
; 0.928  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.147      ;
; 0.929  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.148      ;
; 0.950  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.170      ;
; 0.951  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.171      ;
; 0.951  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.171      ;
; 0.952  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.172      ;
; 0.952  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.172      ;
; 0.953  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.173      ;
; 0.954  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.174      ;
; 0.954  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.174      ;
; 0.958  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.178      ;
; 0.959  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.179      ;
; 0.960  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.180      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.155 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.775      ; 1.296      ;
; 0.714 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.775      ; 1.355      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[4]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 0.580      ;
; 0.385 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.038      ; 0.580      ;
; 0.392 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.042      ; 0.591      ;
; 0.396 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.042      ; 0.595      ;
; 0.700 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.714      ;
; 0.703 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.717      ;
; 0.705 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.719      ;
; 0.705 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.719      ;
; 0.714 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.728      ;
; 0.717 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.731      ;
; 0.718 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.732      ;
; 0.760 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.337      ; 0.774      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                       ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.381 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.577      ;
; 0.398 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.617      ;
; 0.406 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.625      ;
; 0.509 ; centroID:cID|mostLocX[7]   ; centroID:cID|lastLocX[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.727      ;
; 0.511 ; centroID:cID|mostLocX[5]   ; centroID:cID|lastLocX[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.729      ;
; 0.515 ; centroID:cID|lastWhite[9]  ; centroID:cID|mostLocX[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.756      ;
; 0.544 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.763      ;
; 0.549 ; CAPonce:CAP11|v_count[4]   ; centroID:cID|firstRow[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.749      ;
; 0.555 ; CAPonce:CAP11|v_count[9]   ; centroID:cID|firstRow[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.755      ;
; 0.558 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.777      ;
; 0.561 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.779      ;
; 0.567 ; CAPonce:CAP11|v_count[1]   ; centroID:cID|firstRow[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.767      ;
; 0.568 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; CAPonce:CAP11|v_count[8]   ; centroID:cID|firstRow[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.769      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.795      ;
; 0.579 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.800      ;
; 0.588 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.591 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.811      ;
; 0.595 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.814      ;
; 0.597 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.817      ;
; 0.601 ; CAPonce:CAP11|v_count[6]   ; centroID:cID|firstRow[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.801      ;
; 0.610 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.829      ;
; 0.611 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.830      ;
; 0.648 ; centroID:cID|mostLocX[0]   ; centroID:cID|lastLocX[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.866      ;
; 0.668 ; CAPonce:CAP11|v_count[2]   ; centroID:cID|firstRow[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.868      ;
; 0.679 ; centroID:cID|mostLocX[6]   ; centroID:cID|lastLocX[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.897      ;
; 0.697 ; CAPonce:CAP11|v_count[3]   ; centroID:cID|firstRow[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.897      ;
; 0.699 ; centroID:cID|lastWhite[5]  ; centroID:cID|mostLocX[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.940      ;
; 0.701 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.473      ; 0.881      ;
; 0.704 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.922      ;
; 0.706 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.924      ;
; 0.711 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.929      ;
; 0.719 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.938      ;
; 0.719 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.938      ;
; 0.729 ; CAPonce:CAP11|v_count[7]   ; centroID:cID|firstRow[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.929      ;
; 0.730 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.474      ; 0.911      ;
; 0.730 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.474      ; 0.911      ;
; 0.731 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.473      ; 0.911      ;
; 0.732 ; centroID:cID|lastWhite[8]  ; centroID:cID|mostLocX[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.973      ;
; 0.732 ; centroID:cID|lastWhite[4]  ; centroID:cID|mostLocX[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.973      ;
; 0.735 ; centroID:cID|lastWhite[1]  ; centroID:cID|mostLocX[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.976      ;
; 0.738 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.474      ; 0.919      ;
; 0.739 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.957      ;
; 0.739 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.474      ; 0.920      ;
; 0.743 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.961      ;
; 0.743 ; CAPonce:CAP11|v_count[0]   ; centroID:cID|firstRow[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.523      ; 0.943      ;
; 0.749 ; centroID:cID|whiteCount[6] ; centroID:cID|lastWhite[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.967      ;
; 0.750 ; centroID:cID|whiteCount[7] ; centroID:cID|lastWhite[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.968      ;
; 0.763 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.981      ;
; 0.769 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.988      ;
; 0.786 ; centroID:cID|whiteCount[0] ; centroID:cID|lastWhite[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.004      ;
; 0.788 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.007      ;
; 0.833 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.051      ;
; 0.833 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.051      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; CAPonce:CAP11|v_count[7]   ; centroID:cID|lastRow[7]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.482      ; 1.003      ;
; 0.846 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.065      ;
; 0.849 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.069      ;
; 0.855 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.074      ;
; 0.858 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.474      ; 1.040      ;
; 0.859 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.082      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.038      ; 0.580      ;
; 0.443 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.030     ; 0.580      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.507 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.726      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.577 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.589 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|isColor      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.593 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.628 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.847      ;
; 0.631 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.645 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.863      ;
; 0.672 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.890      ;
; 0.717 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.936      ;
; 0.721 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.939      ;
; 0.722 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.940      ;
; 0.732 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.951      ;
; 0.735 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.954      ;
; 0.742 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.960      ;
; 0.742 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.960      ;
; 0.751 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.970      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.972      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.974      ;
; 0.768 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.986      ;
; 0.772 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.991      ;
; 0.776 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.994      ;
; 0.785 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.004      ;
; 0.791 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.016      ;
; 0.795 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.014      ;
; 0.811 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.036      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.852 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.854 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.073      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.866 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.869 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.465 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.555     ; 1.405      ;
; -1.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.428     ; 1.405      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.230 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.949      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.210 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.223      ; 1.928      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.203 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.225      ; 1.923      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.093 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.949      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.073 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.350      ; 1.928      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.352      ; 1.923      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.314  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.224      ; 1.405      ;
; 0.451  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.405      ;
; 0.451  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.405      ;
; 0.451  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.405      ;
; 0.451  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.405      ;
; 0.451  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.351      ; 1.405      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.272      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.547      ; 1.749      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.549      ; 1.766      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.548      ; 1.776      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.448      ; 1.749      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.639 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.450      ; 1.766      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
; 0.650 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.449      ; 1.776      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                               ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.021 ; 0.195        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.021 ; 0.195        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.021 ; 0.195        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.021 ; 0.195        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.056  ; 0.240        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.056  ; 0.240        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.056  ; 0.240        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; 0.210  ; 0.210        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.542  ; 0.758        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.542  ; 0.758        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.542  ; 0.758        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.618  ; 0.802        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.618  ; 0.802        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.618  ; 0.802        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.618  ; 0.802        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.782  ; 0.782        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.782  ; 0.782        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.782  ; 0.782        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.789  ; 0.789        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.790  ; 0.790        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.790  ; 0.790        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.798  ; 0.798        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.371  ; 0.555        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.817 ; 4.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.817 ; 4.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.842 ; 4.842        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.157 ; 5.157        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.180 ; 5.180        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.180 ; 5.180        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.301 ; 312.485      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.301 ; 312.485      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.301 ; 312.485      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 2.739  ; 3.267  ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; 2.739  ; 3.267  ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; 4.038  ; 4.490  ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; 3.725  ; 4.155  ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 4.038  ; 4.490  ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 6.549  ; 7.080  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 6.549  ; 7.080  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 4.054  ; 4.635  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 4.002  ; 4.589  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 3.715  ; 4.151  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 3.491  ; 4.009  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 4.506  ; 5.031  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.618 ; -0.013 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.903 ; -0.281 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.618 ; -0.013 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -1.040 ; -0.468 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.954 ; -0.312 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -1.854 ; -2.305 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; -1.854 ; -2.305 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; -3.250 ; -3.700 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; -3.250 ; -3.700 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -3.605 ; -4.027 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -2.369 ; -2.792 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -3.476 ; -3.980 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -3.397 ; -3.960 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -2.686 ; -3.168 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -2.704 ; -3.088 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -2.369 ; -2.792 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -2.736 ; -3.216 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 1.561  ; 1.011  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 1.428  ; 0.830  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 1.144  ; 0.552  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 1.561  ; 1.011  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 1.478  ; 0.860  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 6.231 ; 6.312 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 5.339 ; 5.417 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.767 ; 5.877 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 6.231 ; 6.312 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 6.105 ; 6.184 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 6.885 ; 6.958 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 5.357 ; 5.440 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.885 ; 6.958 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 6.748 ; 6.955 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 6.026 ; 6.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 5.017 ; 5.052 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 6.621 ; 6.709 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 6.074 ; 6.158 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 6.621 ; 6.709 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 6.392 ; 6.616 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.733 ; 5.838 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 5.380 ; 5.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 5.216 ; 5.288 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 5.216 ; 5.288 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.883 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.883 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.978 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.978 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 4.335 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 4.335 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.713 ; 5.648 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.383 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.713 ; 5.648 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 7.017 ; 7.058 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 7.017 ; 7.058 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.840 ; 5.775 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.840 ; 5.775 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.948 ; 5.022 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.948 ; 5.022 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.359 ; 5.463 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 5.803 ; 5.882 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.682 ; 5.758 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 4.965 ; 5.045 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 4.965 ; 5.045 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.431 ; 6.501 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 6.300 ; 6.498 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.607 ; 5.720 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.638 ; 4.671 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.326 ; 5.426 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.653 ; 5.733 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 6.177 ; 6.261 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.958 ; 6.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.326 ; 5.426 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.987 ; 5.016 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 4.718 ; 4.787 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 4.718 ; 4.787 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.811 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.811 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.905 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.905 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 4.233 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 4.233 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.526 ; 4.262 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.262 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.526 ; 5.459 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.812 ; 6.849 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.812 ; 6.849 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.625 ; 5.558 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.625 ; 5.558 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.170 ;    ;    ; 6.556 ;
; SW[3]      ; GPIO0_D[14] ; 6.227 ;    ;    ; 6.622 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.034 ;    ;    ; 6.407 ;
; SW[3]      ; GPIO0_D[14] ; 6.088 ;    ;    ; 6.471 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 63.51 MHz   ; 63.51 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 133.23 MHz  ; 133.23 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 325.52 MHz  ; 325.52 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 408.16 MHz  ; 408.16 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 756.43 MHz  ; 250.0 MHz       ; GPIO1_D[4]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -4.288 ; -602.237      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.202 ; -4.202        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.450 ; -24.982       ;
; GPIO1_D[4]                                          ; -0.161 ; -0.233        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.022  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.249  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.257  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.630 ; -1.733        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.023 ; -0.029        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.133  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.320  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.333  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.341  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.457  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.242 ; -5.944        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.113 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[4]                                          ; -3.000  ; -15.052       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -340.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.487   ; 0.000         ;
; CLOCK_50                                            ; 4.785   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.678   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.249 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                            ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                    ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+
; -4.288 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.251      ;
; -4.288 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.251      ;
; -4.288 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.251      ;
; -4.288 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.251      ;
; -4.288 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.251      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.250 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.213      ;
; -4.206 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.169      ;
; -4.206 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.169      ;
; -4.206 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.169      ;
; -4.206 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.169      ;
; -4.206 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.169      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.174 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.137      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.152 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.115      ;
; -4.101 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.064      ;
; -4.101 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.064      ;
; -4.101 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.064      ;
; -4.101 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.064      ;
; -4.101 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.064      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.092 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.055      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -4.062 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 2.025      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.965 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.522     ; 1.928      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.947 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.196      ;
; -3.865 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.114      ;
; -3.865 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.114      ;
; -3.865 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.114      ;
; -3.865 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.114      ;
; -3.865 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.114      ;
; -3.865 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.236     ; 2.114      ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -4.202 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.320      ;
; -4.150 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.268      ;
; -4.095 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.213      ;
; -4.065 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.827     ; 2.191      ;
; -4.050 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.168      ;
; -4.009 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.827     ; 2.135      ;
; -3.953 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.071      ;
; -3.951 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.069      ;
; -3.944 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.062      ;
; -3.925 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.043      ;
; -3.921 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.039      ;
; -3.920 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 2.038      ;
; -3.862 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 1.980      ;
; -3.838 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 1.956      ;
; -3.834 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 1.952      ;
; -3.770 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 1.888      ;
; -3.733 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.827     ; 1.859      ;
; -3.711 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 1.829      ;
; -3.566 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.835     ; 1.684      ;
; 2.059  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.298     ; 5.560      ;
; 2.092  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.290     ; 5.535      ;
; 2.136  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 5.469      ;
; 2.201  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.415      ;
; 2.204  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.412      ;
; 2.225  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 5.390      ;
; 2.234  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 5.377      ;
; 2.247  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 5.367      ;
; 2.274  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.342      ;
; 2.275  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 5.332      ;
; 2.280  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 5.340      ;
; 2.331  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.305     ; 5.281      ;
; 2.332  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.298     ; 5.287      ;
; 2.368  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.290     ; 5.259      ;
; 2.368  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 5.241      ;
; 2.369  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.290     ; 5.258      ;
; 2.408  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 5.196      ;
; 2.412  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 5.193      ;
; 2.412  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 5.193      ;
; 2.428  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.293     ; 5.196      ;
; 2.449  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 5.160      ;
; 2.458  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.623     ; 4.836      ;
; 2.458  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.623     ; 4.836      ;
; 2.477  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.139      ;
; 2.477  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.139      ;
; 2.478  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.138      ;
; 2.495  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.307     ; 5.115      ;
; 2.497  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 5.110      ;
; 2.501  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 5.114      ;
; 2.502  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 5.113      ;
; 2.510  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 5.101      ;
; 2.513  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 5.098      ;
; 2.515  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.101      ;
; 2.526  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 5.088      ;
; 2.526  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 5.088      ;
; 2.548  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 5.059      ;
; 2.550  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 5.065      ;
; 2.553  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.063      ;
; 2.553  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.063      ;
; 2.556  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 5.064      ;
; 2.557  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.292     ; 5.068      ;
; 2.558  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 5.062      ;
; 2.560  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 5.060      ;
; 2.570  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.296     ; 5.051      ;
; 2.604  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.305     ; 5.008      ;
; 2.630  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.639     ; 4.648      ;
; 2.630  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.639     ; 4.648      ;
; 2.641  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.305     ; 4.971      ;
; 2.644  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 4.965      ;
; 2.645  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 4.964      ;
; 2.653  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.954      ;
; 2.669  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.326     ; 4.922      ;
; 2.685  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.919      ;
; 2.700  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.300     ; 4.917      ;
; 2.722  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 4.887      ;
; 2.723  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.300     ; 4.894      ;
; 2.725  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.292     ; 4.900      ;
; 2.736  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.630     ; 4.551      ;
; 2.736  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.630     ; 4.551      ;
; 2.759  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 4.850      ;
; 2.771  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.307     ; 4.839      ;
; 2.772  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.307     ; 4.838      ;
; 2.775  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.825      ;
; 2.791  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 4.825      ;
; 2.792  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 4.824      ;
; 2.815  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 4.794      ;
; 2.817  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.469      ;
; 2.817  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.469      ;
; 2.818  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 4.796      ;
; 2.827  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 4.788      ;
; 2.833  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.292     ; 4.792      ;
; 2.834  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.292     ; 4.791      ;
; 2.836  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 4.784      ;
; 2.837  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 4.783      ;
; 2.853  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 4.746      ;
; 2.901  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.297     ; 4.719      ;
; 2.929  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.678      ;
; 2.932  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.675      ;
; 2.944  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.342      ;
; 2.944  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.342      ;
; 2.960  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.642     ; 4.315      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.707     ; 0.738      ;
; -1.437 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.377      ;
; -1.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.375      ;
; -1.384 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.324      ;
; -1.381 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.707     ; 0.669      ;
; -1.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.304      ;
; -1.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.237      ;
; -1.288 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.228      ;
; -1.276 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.216      ;
; -1.211 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.151      ;
; -1.174 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.114      ;
; -1.129 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.069      ;
; -1.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.054      ;
; -1.093 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.033      ;
; -1.089 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.030      ;
; -1.068 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.008      ;
; -1.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.974      ;
; -0.941 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.882      ;
; -0.924 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.864      ;
; -0.880 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.821      ;
; -0.832 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.772      ;
; -0.775 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.715      ;
; -0.767 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.708      ;
; -0.761 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.701      ;
; -0.699 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.640      ;
; -0.686 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.626      ;
; -0.681 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.622      ;
; -0.675 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.616      ;
; -0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.556      ;
; -0.304 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.853      ;
; -0.290 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.839      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.770      ;
; -0.219 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.160      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.159      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.159      ;
; -0.217 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.158      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.157      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.157      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.157      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.157      ;
; -0.215 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.156      ;
; -0.214 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.763      ;
; -0.213 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.762      ;
; -0.211 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.760      ;
; -0.211 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.152      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.151      ;
; -0.209 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.150      ;
; -0.209 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.150      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.149      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.149      ;
; -0.207 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.148      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.147      ;
; -0.203 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.143      ;
; -0.203 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.143      ;
; -0.200 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.749      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.138      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.138      ;
; -0.197 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.746      ;
; -0.197 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.137      ;
; -0.197 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.137      ;
; -0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.136      ;
; -0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.135      ;
; -0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.134      ;
; -0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.134      ;
; -0.189 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.738      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.128      ;
; -0.149 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.698      ;
; -0.129 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.678      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.655      ;
; -0.101 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.650      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.649      ;
; -0.099 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.648      ;
; -0.091 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.640      ;
; -0.072 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.621      ;
; -0.071 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.620      ;
; -0.056 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.605      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.997      ;
; -0.050 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.599      ;
; -0.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.989      ;
; -0.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.989      ;
; -0.047 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.988      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.987      ;
; -0.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.985      ;
; -0.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.984      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.982      ;
; -0.039 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.635      ; 2.589      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.979      ;
; -0.036 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.977      ;
; -0.014 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.563      ;
; -0.009 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.635      ; 2.559      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.547      ;
; 0.006  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.935      ;
; 0.019  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.530      ;
; 0.035  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.634      ; 2.514      ;
; 0.076  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.865      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.863      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.863      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.863      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.862      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[4]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.161 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.875      ;
; -0.026 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.740      ;
; -0.025 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.739      ;
; -0.024 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.738      ;
; -0.021 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.735      ;
; -0.012 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.726      ;
; -0.011 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.725      ;
; -0.010 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.219      ; 0.724      ;
; 0.344  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.038     ; 0.613      ;
; 0.349  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.038     ; 0.608      ;
; 0.357  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.034     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.022 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.659      ; 1.322      ;
; 0.569 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.659      ; 1.275      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.249 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.173     ; 0.583      ;
; 0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.257   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.370      ; 0.738      ;
; 0.392   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 0.583      ;
; 0.436   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.370      ; 0.559      ;
; 0.777   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.370      ; 0.718      ;
; 0.912   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.370      ; 0.583      ;
; 0.916   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.360      ; 0.559      ;
; 310.964 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.466      ;
; 310.966 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.464      ;
; 311.152 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.278      ;
; 311.400 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 1.051      ;
; 311.419 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 1.032      ;
; 311.433 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 1.018      ;
; 311.643 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.808      ;
; 311.646 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.805      ;
; 311.659 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.792      ;
; 311.671 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 0.759      ;
; 623.706 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.235      ;
; 623.906 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.035      ;
; 623.927 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.014      ;
; 624.040 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.901      ;
; 624.187 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.754      ;
; 624.314 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.627      ;
; 624.358 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.583      ;
; 624.379 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.562      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.630  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 0.519      ;
; -0.628  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 0.532      ;
; -0.475  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 0.685      ;
; -0.141  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.736      ; 0.519      ;
; -0.117  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.725      ; 0.532      ;
; 0.039   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.736      ; 0.699      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.358   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.449   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.647      ;
; 0.595   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.793      ;
; 0.690   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.888      ;
; 0.703   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.901      ;
; 0.911   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.109      ;
; 312.986 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.715      ;
; 312.988 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.717      ;
; 312.990 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.719      ;
; 312.991 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 0.699      ;
; 313.162 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.891      ;
; 313.164 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.893      ;
; 313.193 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.922      ;
; 313.459 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 1.167      ;
; 313.583 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 1.291      ;
; 313.590 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 1.298      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.023 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.317      ;
; -0.006 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.333      ;
; 0.005  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.344      ;
; 0.006  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.346      ;
; 0.007  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.346      ;
; 0.021  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.360      ;
; 0.056  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.395      ;
; 0.064  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.404      ;
; 0.068  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.408      ;
; 0.086  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.426      ;
; 0.099  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.438      ;
; 0.108  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.447      ;
; 0.110  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.449      ;
; 0.112  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.451      ;
; 0.114  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.453      ;
; 0.121  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.460      ;
; 0.150  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.490      ;
; 0.152  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.492      ;
; 0.160  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.499      ;
; 0.179  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.519      ;
; 0.192  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.173      ; 0.519      ;
; 0.197  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.536      ;
; 0.218  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.557      ;
; 0.220  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.559      ;
; 0.221  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.115      ; 2.560      ;
; 0.279  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.619      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.624      ;
; 0.338  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.536      ;
; 0.339  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.369  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.709      ;
; 0.374  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.116      ; 2.714      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.482  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.681      ;
; 0.495  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.701      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.539  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.737      ;
; 0.660  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.859      ;
; 0.672  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.870      ;
; 0.673  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.871      ;
; 0.674  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.872      ;
; 0.675  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.873      ;
; 0.676  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.874      ;
; 0.676  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.874      ;
; 0.677  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.875      ;
; 0.677  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.875      ;
; 0.677  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.875      ;
; 0.689  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.887      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.978      ;
; 0.839  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 1.036      ;
; 0.840  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 1.037      ;
; 0.846  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.044      ;
; 0.847  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.045      ;
; 0.847  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.045      ;
; 0.847  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.045      ;
; 0.848  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.046      ;
; 0.849  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.047      ;
; 0.852  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.050      ;
; 0.852  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.050      ;
; 0.852  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.050      ;
; 0.857  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.055      ;
; 0.857  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.055      ;
; 0.858  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.056      ;
; 0.859  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.057      ;
; 0.860  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.058      ;
; 0.864  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.062      ;
; 0.865  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.063      ;
; 0.867  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.065      ;
; 0.867  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.065      ;
; 0.868  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.066      ;
; 0.868  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.066      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.133 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.703      ; 1.170      ;
; 0.678 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.703      ; 1.215      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[4]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.034      ; 0.519      ;
; 0.355 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.038      ; 0.537      ;
; 0.359 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.038      ; 0.541      ;
; 0.645 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.637      ;
; 0.646 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.638      ;
; 0.648 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.640      ;
; 0.648 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.640      ;
; 0.672 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.664      ;
; 0.675 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.667      ;
; 0.676 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.668      ;
; 0.706 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.328      ; 0.698      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.333 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.034      ; 0.511      ;
; 0.354 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.553      ;
; 0.361 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.559      ;
; 0.466 ; centroID:cID|mostLocX[7]   ; centroID:cID|lastLocX[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; centroID:cID|lastWhite[9]  ; centroID:cID|mostLocX[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.686      ;
; 0.468 ; centroID:cID|mostLocX[5]   ; centroID:cID|lastLocX[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.668      ;
; 0.495 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.691      ;
; 0.499 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.700      ;
; 0.500 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.700      ;
; 0.502 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.702      ;
; 0.505 ; CAPonce:CAP11|v_count[4]   ; centroID:cID|firstRow[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.686      ;
; 0.511 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; CAPonce:CAP11|v_count[9]   ; centroID:cID|firstRow[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.692      ;
; 0.513 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.709      ;
; 0.515 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.711      ;
; 0.515 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.711      ;
; 0.517 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.713      ;
; 0.517 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.713      ;
; 0.518 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.714      ;
; 0.519 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.715      ;
; 0.519 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.715      ;
; 0.520 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; CAPonce:CAP11|v_count[1]   ; centroID:cID|firstRow[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.701      ;
; 0.522 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; CAPonce:CAP11|v_count[8]   ; centroID:cID|firstRow[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.703      ;
; 0.522 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.720      ;
; 0.528 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.727      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.727      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.727      ;
; 0.532 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.728      ;
; 0.536 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.735      ;
; 0.536 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.732      ;
; 0.537 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.733      ;
; 0.538 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.736      ;
; 0.547 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.746      ;
; 0.547 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.745      ;
; 0.551 ; CAPonce:CAP11|v_count[6]   ; centroID:cID|firstRow[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.732      ;
; 0.589 ; centroID:cID|mostLocX[0]   ; centroID:cID|lastLocX[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.789      ;
; 0.611 ; CAPonce:CAP11|v_count[2]   ; centroID:cID|firstRow[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.792      ;
; 0.620 ; centroID:cID|mostLocX[6]   ; centroID:cID|lastLocX[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.820      ;
; 0.635 ; centroID:cID|lastWhite[5]  ; centroID:cID|mostLocX[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.854      ;
; 0.640 ; CAPonce:CAP11|v_count[3]   ; centroID:cID|firstRow[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.821      ;
; 0.643 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.843      ;
; 0.643 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.843      ;
; 0.647 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.847      ;
; 0.654 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.850      ;
; 0.659 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.855      ;
; 0.661 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.472      ; 0.822      ;
; 0.667 ; centroID:cID|lastWhite[8]  ; centroID:cID|mostLocX[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.886      ;
; 0.667 ; centroID:cID|lastWhite[4]  ; centroID:cID|mostLocX[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.886      ;
; 0.668 ; CAPonce:CAP11|v_count[7]   ; centroID:cID|firstRow[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.849      ;
; 0.671 ; centroID:cID|lastWhite[1]  ; centroID:cID|mostLocX[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.890      ;
; 0.674 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.873      ;
; 0.675 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.875      ;
; 0.680 ; CAPonce:CAP11|v_count[0]   ; centroID:cID|firstRow[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.517      ; 0.861      ;
; 0.685 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.472      ; 0.846      ;
; 0.686 ; centroID:cID|whiteCount[6] ; centroID:cID|lastWhite[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.885      ;
; 0.686 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.472      ; 0.847      ;
; 0.686 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.472      ; 0.847      ;
; 0.687 ; centroID:cID|whiteCount[7] ; centroID:cID|lastWhite[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.886      ;
; 0.692 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.472      ; 0.853      ;
; 0.694 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.472      ; 0.855      ;
; 0.696 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.895      ;
; 0.704 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.900      ;
; 0.719 ; centroID:cID|whiteCount[0] ; centroID:cID|lastWhite[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.918      ;
; 0.721 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.917      ;
; 0.744 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.944      ;
; 0.744 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.944      ;
; 0.750 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.950      ;
; 0.753 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.953      ;
; 0.757 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.957      ;
; 0.757 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.953      ;
; 0.758 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.957      ;
; 0.760 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.956      ;
; 0.762 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.962      ;
; 0.762 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.958      ;
; 0.764 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.960      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.961      ;
; 0.766 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.963      ;
; 0.768 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.964      ;
; 0.769 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.969      ;
; 0.771 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.968      ;
; 0.773 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; CAPonce:CAP11|v_count[8]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.970      ;
; 0.775 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.971      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.034      ; 0.519      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.024     ; 0.519      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.457 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.656      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.528 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.533 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.539 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|isColor      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.540 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.739      ;
; 0.560 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.577 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.776      ;
; 0.590 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.789      ;
; 0.618 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.817      ;
; 0.652 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.851      ;
; 0.658 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.857      ;
; 0.660 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.859      ;
; 0.674 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.873      ;
; 0.679 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.879      ;
; 0.682 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.880      ;
; 0.685 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.884      ;
; 0.688 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.887      ;
; 0.691 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.890      ;
; 0.692 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.891      ;
; 0.697 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.896      ;
; 0.704 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.903      ;
; 0.711 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.909      ;
; 0.713 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.913      ;
; 0.721 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.920      ;
; 0.731 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.935      ;
; 0.753 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.957      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.775 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.778 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.778 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.976      ;
; 0.780 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.242 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.486     ; 1.251      ;
; -1.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.375     ; 1.251      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.730      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.112 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.713      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.109 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.105      ; 1.709      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; -0.009 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.730      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.713      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.012  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 1.709      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.106      ; 1.251      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.251      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.251      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.251      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.251      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.217      ; 1.251      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.113 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.161      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.556 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.393      ; 1.603      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.561 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.609      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.572 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.394      ; 1.620      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.632 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.307      ; 1.603      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.637 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.609      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
; 0.648 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.308      ; 1.620      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.013 ; 0.203        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.013 ; 0.203        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.013 ; 0.203        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.013 ; 0.203        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.109  ; 0.293        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.109  ; 0.293        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.109  ; 0.293        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.219  ; 0.219        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.252  ; 0.252        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.489  ; 0.705        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.489  ; 0.705        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.489  ; 0.705        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.571  ; 0.787        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.736  ; 0.736        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.746  ; 0.746        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.772  ; 0.772        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.781  ; 0.781        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.781  ; 0.781        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.354  ; 0.538        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.800 ; 4.800        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.800 ; 4.800        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.837 ; 4.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.163 ; 5.163        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.200 ; 5.200        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.200 ; 5.200        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.682 ; 9.912        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.682 ; 9.912        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.682 ; 9.912        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.682 ; 9.912        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.249 ; 312.465      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.291 ; 312.475      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.291 ; 312.475      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.291 ; 312.475      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.307 ; 312.523      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.307 ; 312.523      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.307 ; 312.523      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.489 ; 312.489      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 2.453  ; 2.857  ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; 2.453  ; 2.857  ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; 3.636  ; 3.957  ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; 3.334  ; 3.664  ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 3.636  ; 3.957  ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 5.826  ; 6.293  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 5.826  ; 6.293  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 3.599  ; 4.068  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 3.522  ; 4.011  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 3.282  ; 3.587  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 3.064  ; 3.492  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 4.033  ; 4.388  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.656 ; -0.156 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.912 ; -0.383 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.656 ; -0.156 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -1.050 ; -0.560 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.964 ; -0.428 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -1.638 ; -2.005 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; -1.638 ; -2.005 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; -2.919 ; -3.261 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; -2.919 ; -3.261 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -3.248 ; -3.556 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -2.065 ; -2.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -3.077 ; -3.478 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -3.018 ; -3.475 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -2.363 ; -2.758 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -2.378 ; -2.651 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -2.065 ; -2.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -2.397 ; -2.787 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 1.513  ; 1.038  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 1.379  ; 0.866  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 1.123  ; 0.633  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 1.513  ; 1.038  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 1.429  ; 0.911  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 5.937 ; 5.942 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 5.108 ; 5.112 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.506 ; 5.541 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 5.937 ; 5.942 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.821 ; 5.831 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 6.533 ; 6.517 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 5.126 ; 5.149 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.533 ; 6.517 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 6.410 ; 6.499 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.740 ; 5.780 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.802 ; 4.805 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 6.287 ; 6.260 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.773 ; 5.808 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 6.287 ; 6.260 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 6.089 ; 6.196 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.473 ; 5.505 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 5.152 ; 5.123 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 5.089 ; 5.084 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 5.089 ; 5.084 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.697 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.697 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.822 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.822 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 4.165 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 4.165 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.386 ; 5.285 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.114 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.386 ; 5.285 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.597 ; 6.539 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.597 ; 6.539 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.497 ; 5.396 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.497 ; 5.396 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.763 ; 4.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.763 ; 4.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.144 ; 5.177 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 5.557 ; 5.562 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.447 ; 5.456 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 4.780 ; 4.802 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 4.780 ; 4.802 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.129 ; 6.114 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 6.011 ; 6.096 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.369 ; 5.406 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.469 ; 4.471 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.113 ; 5.143 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.399 ; 5.433 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 5.893 ; 5.867 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.704 ; 5.805 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.113 ; 5.143 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.804 ; 4.776 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 4.645 ; 4.639 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 4.645 ; 4.639 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.632 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.632 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.754 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.754 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 4.071 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 4.071 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.218 ; 4.009 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.009 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.218 ; 5.120 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.410 ; 6.353 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.410 ; 6.353 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.304 ; 5.206 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.304 ; 5.206 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.749 ;    ;    ; 6.042 ;
; SW[3]      ; GPIO0_D[14] ; 5.799 ;    ;    ; 6.104 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.632 ;    ;    ; 5.916 ;
; SW[3]      ; GPIO0_D[14] ; 5.680 ;    ;    ; 5.976 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -2.920 ; -371.481      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -2.670 ; -2.670        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.590 ; -6.665        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.206  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.240  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.517  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.528  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.405 ; -1.091        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.232 ; -2.366        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.062  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.130  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.199  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.208  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.271  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.624 ; -0.624        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.168 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[4]                                          ; -3.000  ; -21.478       ;
; CAPonce:CAP11|CAPclk                                ; -1.000  ; -228.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.480   ; 0.000         ;
; CLOCK_50                                            ; 4.585   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.651   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.272 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                            ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                    ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+
; -2.920 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.426      ;
; -2.920 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.426      ;
; -2.920 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.426      ;
; -2.920 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.426      ;
; -2.920 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.426      ;
; -2.857 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.363      ;
; -2.857 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.363      ;
; -2.857 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.363      ;
; -2.857 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.363      ;
; -2.857 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.363      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.840 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.346      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.813 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.320      ;
; -2.784 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.290      ;
; -2.784 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.290      ;
; -2.784 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.290      ;
; -2.784 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.290      ;
; -2.784 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.290      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.777 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.283      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.741 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.248      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.708 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.385      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|whiteCount[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.704 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]  ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.971     ; 1.210      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.690 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8] ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.970     ; 1.197      ;
; -2.645 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.322      ;
; -2.645 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.322      ;
; -2.645 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.322      ;
; -2.645 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.322      ;
; -2.645 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.322      ;
; -2.645 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]    ; GPIO1_D[4]   ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.800     ; 1.322      ;
+--------+--------------------------+----------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.670 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.461      ;
; -2.656 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.447      ;
; -2.590 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.381      ;
; -2.577 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.368      ;
; -2.555 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.150     ; 1.350      ;
; -2.540 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.150     ; 1.335      ;
; -2.506 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.297      ;
; -2.504 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.295      ;
; -2.499 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.155     ; 1.289      ;
; -2.492 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.283      ;
; -2.490 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.281      ;
; -2.487 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.155     ; 1.277      ;
; -2.438 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.229      ;
; -2.426 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.217      ;
; -2.408 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.199      ;
; -2.369 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.150     ; 1.164      ;
; -2.367 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.158      ;
; -2.354 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.145      ;
; -2.260 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.154     ; 1.051      ;
; 5.042  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 3.361      ;
; 5.097  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.519     ; 3.293      ;
; 5.101  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.501     ; 3.307      ;
; 5.152  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 3.246      ;
; 5.156  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 3.242      ;
; 5.171  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.229      ;
; 5.187  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.208      ;
; 5.202  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 3.191      ;
; 5.207  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.193      ;
; 5.208  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.192      ;
; 5.211  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 3.192      ;
; 5.216  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 3.176      ;
; 5.229  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 3.170      ;
; 5.244  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.151      ;
; 5.265  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.519     ; 3.125      ;
; 5.267  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.519     ; 3.123      ;
; 5.273  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.501     ; 3.135      ;
; 5.274  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.501     ; 3.134      ;
; 5.276  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 3.128      ;
; 5.299  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 3.092      ;
; 5.321  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.074      ;
; 5.324  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 3.074      ;
; 5.325  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 3.073      ;
; 5.328  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 3.070      ;
; 5.329  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 3.069      ;
; 5.340  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.060      ;
; 5.344  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.056      ;
; 5.359  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.036      ;
; 5.360  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.035      ;
; 5.370  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.841      ;
; 5.371  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.840      ;
; 5.371  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 3.022      ;
; 5.376  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.024      ;
; 5.380  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.020      ;
; 5.381  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 3.019      ;
; 5.382  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 3.011      ;
; 5.384  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 3.008      ;
; 5.386  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 3.006      ;
; 5.388  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 3.011      ;
; 5.389  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 3.010      ;
; 5.397  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 3.002      ;
; 5.397  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.503     ; 3.009      ;
; 5.399  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 3.000      ;
; 5.405  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.996      ;
; 5.405  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.999      ;
; 5.416  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 2.979      ;
; 5.417  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 2.978      ;
; 5.436  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.515     ; 2.958      ;
; 5.441  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.960      ;
; 5.459  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.933      ;
; 5.468  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.923      ;
; 5.479  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.921      ;
; 5.489  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.503     ; 2.917      ;
; 5.490  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 2.905      ;
; 5.496  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.712     ; 2.701      ;
; 5.497  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.712     ; 2.700      ;
; 5.515  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.870      ;
; 5.516  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.884      ;
; 5.517  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.883      ;
; 5.525  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.702     ; 2.682      ;
; 5.526  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.702     ; 2.681      ;
; 5.533  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.859      ;
; 5.544  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 2.851      ;
; 5.550  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.843      ;
; 5.552  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.841      ;
; 5.555  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.513     ; 2.841      ;
; 5.557  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 2.842      ;
; 5.565  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.503     ; 2.841      ;
; 5.567  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.503     ; 2.839      ;
; 5.573  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.831      ;
; 5.575  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.829      ;
; 5.606  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.786      ;
; 5.607  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.595      ;
; 5.608  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.594      ;
; 5.622  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.778      ;
; 5.626  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.519     ; 2.764      ;
; 5.627  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.765      ;
; 5.629  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.763      ;
; 5.648  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.752      ;
; 5.657  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.503     ; 2.749      ;
; 5.659  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.503     ; 2.747      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.590 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.131     ; 0.446      ;
; -0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.503      ;
; -0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.502      ;
; -0.547 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.497      ;
; -0.546 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.131     ; 0.402      ;
; -0.524 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.474      ;
; -0.447 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.398      ;
; -0.428 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.379      ;
; -0.426 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.377      ;
; -0.412 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.362      ;
; -0.400 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.350      ;
; -0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.330      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.310      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.309      ;
; -0.352 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.302      ;
; -0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.288      ;
; -0.310 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.261      ;
; -0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.207      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.156      ;
; -0.200 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.151      ;
; -0.172 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.123      ;
; -0.100 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.051      ;
; -0.093 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.044      ;
; -0.092 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.043      ;
; -0.085 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.036      ;
; -0.084 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.035      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.033      ;
; -0.077 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.028      ;
; -0.034 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.985      ;
; 0.157  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.866      ;
; 0.178  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.845      ;
; 0.212  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.739      ;
; 0.213  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.738      ;
; 0.213  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.738      ;
; 0.213  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.738      ;
; 0.214  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.737      ;
; 0.214  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.737      ;
; 0.214  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.737      ;
; 0.215  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.736      ;
; 0.216  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.735      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.732      ;
; 0.220  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.731      ;
; 0.221  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.730      ;
; 0.221  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.730      ;
; 0.222  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.729      ;
; 0.222  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.728      ;
; 0.222  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.729      ;
; 0.223  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.800      ;
; 0.223  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.728      ;
; 0.223  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.728      ;
; 0.223  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.728      ;
; 0.224  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.727      ;
; 0.225  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.726      ;
; 0.225  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.726      ;
; 0.225  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.726      ;
; 0.227  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.724      ;
; 0.227  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.724      ;
; 0.228  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.723      ;
; 0.228  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.723      ;
; 0.231  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.719      ;
; 0.241  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.782      ;
; 0.256  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.767      ;
; 0.278  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.744      ;
; 0.278  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.744      ;
; 0.282  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.740      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.738      ;
; 0.290  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.733      ;
; 0.293  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.729      ;
; 0.303  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.719      ;
; 0.303  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.720      ;
; 0.321  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.702      ;
; 0.321  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.701      ;
; 0.322  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.629      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.628      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.628      ;
; 0.325  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.698      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.626      ;
; 0.327  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.624      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.623      ;
; 0.330  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.622      ;
; 0.331  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.692      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.617      ;
; 0.335  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.616      ;
; 0.337  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.614      ;
; 0.340  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.682      ;
; 0.345  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.606      ;
; 0.353  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.670      ;
; 0.356  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.666      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.665      ;
; 0.366  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.656      ;
; 0.381  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.641      ;
; 0.392  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.630      ;
; 0.399  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.115      ; 1.623      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.538      ;
; 0.417  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.116      ; 1.606      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.533      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.532      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.532      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.206 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.406      ; 0.802      ;
; 0.746 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.406      ; 0.762      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.240   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 0.461      ;
; 0.351   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.178      ; 0.359      ;
; 0.363   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 0.338      ;
; 0.797   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 0.404      ;
; 0.842   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 0.359      ;
; 0.872   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.178      ; 0.338      ;
; 311.585 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.886      ;
; 311.586 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.885      ;
; 311.677 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.794      ;
; 311.774 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.657      ;
; 311.785 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.646      ;
; 311.788 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.643      ;
; 311.931 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.500      ;
; 311.931 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.500      ;
; 311.936 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.495      ;
; 312.000 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.471      ;
; 624.189 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.761      ;
; 624.302 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.650      ;
; 624.316 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.636      ;
; 624.395 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.557      ;
; 624.493 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.457      ;
; 624.569 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.383      ;
; 624.593 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.359      ;
; 624.602 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.350      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[4]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.517 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.542      ;
; 0.587 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.024     ; 0.376      ;
; 0.591 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.037     ; 0.359      ;
; 0.592 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.024     ; 0.371      ;
; 0.606 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.022     ; 0.359      ;
; 0.606 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.453      ;
; 0.606 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.453      ;
; 0.607 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.452      ;
; 0.617 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.442      ;
; 0.619 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.440      ;
; 0.619 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.440      ;
; 0.621 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.572      ; 0.438      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.528 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.110     ; 0.359      ;
; 0.626 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.405  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.314      ;
; -0.375  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.323      ;
; -0.311  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.387      ;
; 0.104   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.430      ; 0.323      ;
; 0.116   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.409      ; 0.314      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.206   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.237   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.409      ; 0.435      ;
; 0.262   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.346   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.465      ;
; 0.411   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.530      ;
; 0.419   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.538      ;
; 0.521   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 312.739 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.399      ;
; 312.795 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.415      ;
; 312.795 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.415      ;
; 312.798 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.418      ;
; 312.897 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.517      ;
; 312.897 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.517      ;
; 312.924 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.544      ;
; 313.020 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.680      ;
; 313.124 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.784      ;
; 313.125 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.785      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.232 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.372      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.380      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.382      ;
; -0.216 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.387      ;
; -0.214 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.389      ;
; -0.212 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.392      ;
; -0.195 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.408      ;
; -0.189 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.415      ;
; -0.183 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.421      ;
; -0.162 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.441      ;
; -0.159 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.444      ;
; -0.153 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.450      ;
; -0.152 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.452      ;
; -0.151 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.452      ;
; -0.128 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.476      ;
; -0.128 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.475      ;
; -0.113 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.491      ;
; -0.108 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.495      ;
; -0.108 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.495      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.497      ;
; -0.087 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.517      ;
; -0.078 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.526      ;
; -0.057 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.547      ;
; -0.048 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.555      ;
; -0.045 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.558      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.579      ;
; -0.017 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.439      ; 1.586      ;
; -0.013 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.440      ; 1.591      ;
; 0.110  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.110      ; 0.314      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.312      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.266  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.387      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.419      ;
; 0.321  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.441      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.498      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.513      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.525      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.527      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.527      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.533      ;
; 0.414  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.534      ;
; 0.416  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.536      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.537      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.537      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.537      ;
; 0.475  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.595      ;
; 0.484  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.603      ;
; 0.487  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.607      ;
; 0.487  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.607      ;
; 0.488  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.608      ;
; 0.488  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.608      ;
; 0.489  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.608      ;
; 0.489  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.609      ;
; 0.492  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.612      ;
; 0.493  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.613      ;
; 0.493  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.613      ;
; 0.494  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.614      ;
; 0.507  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.627      ;
; 0.508  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.628      ;
; 0.508  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.628      ;
; 0.508  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.628      ;
; 0.508  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.628      ;
; 0.509  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.629      ;
; 0.510  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.630      ;
; 0.511  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.631      ;
; 0.513  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.633      ;
; 0.513  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.633      ;
; 0.514  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.634      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.062 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.433      ; 0.694      ;
; 0.601 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.433      ; 0.733      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[4]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.130 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.382      ;
; 0.131 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.383      ;
; 0.131 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.383      ;
; 0.133 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.385      ;
; 0.134 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.386      ;
; 0.134 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.386      ;
; 0.137 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.389      ;
; 0.165 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.648      ; 0.417      ;
; 0.193 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.024      ; 0.313      ;
; 0.208 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.024      ; 0.317      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                      ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.199 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.024      ; 0.307      ;
; 0.208 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.329      ;
; 0.212 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.334      ;
; 0.261 ; centroID:cID|mostLocX[7]   ; centroID:cID|lastLocX[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; centroID:cID|mostLocX[5]   ; centroID:cID|lastLocX[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.382      ;
; 0.268 ; centroID:cID|lastWhite[9]  ; centroID:cID|mostLocX[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.403      ;
; 0.281 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.403      ;
; 0.298 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.429      ;
; 0.309 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.431      ;
; 0.314 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.439      ;
; 0.318 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.440      ;
; 0.320 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.442      ;
; 0.326 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.448      ;
; 0.327 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.448      ;
; 0.332 ; centroID:cID|mostLocX[0]   ; centroID:cID|lastLocX[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.452      ;
; 0.346 ; centroID:cID|mostLocX[6]   ; centroID:cID|lastLocX[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.466      ;
; 0.370 ; centroID:cID|lastWhite[5]  ; centroID:cID|mostLocX[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.505      ;
; 0.371 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.491      ;
; 0.371 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.493      ;
; 0.379 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.501      ;
; 0.380 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.502      ;
; 0.385 ; centroID:cID|lastWhite[4]  ; centroID:cID|mostLocX[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.520      ;
; 0.386 ; centroID:cID|lastWhite[8]  ; centroID:cID|mostLocX[8]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.521      ;
; 0.388 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.508      ;
; 0.388 ; centroID:cID|lastWhite[1]  ; centroID:cID|mostLocX[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.523      ;
; 0.391 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.511      ;
; 0.393 ; centroID:cID|whiteCount[7] ; centroID:cID|lastWhite[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.513      ;
; 0.393 ; centroID:cID|whiteCount[6] ; centroID:cID|lastWhite[6]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.513      ;
; 0.399 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.519      ;
; 0.411 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.533      ;
; 0.413 ; centroID:cID|whiteCount[0] ; centroID:cID|lastWhite[0]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.533      ;
; 0.424 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.546      ;
; 0.447 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.567      ;
; 0.451 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.575      ;
; 0.455 ; centroID:cID|mostLocX[4]   ; centroID:cID|lastLocX[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.578      ;
; 0.459 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[5] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[7] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; centroID:cID|lastWhite[6]  ; centroID:cID|mostLocX[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.604      ;
; 0.469 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; CAPonce:CAP11|v_count[6]   ; CAPonce:CAP11|v_count[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; CAPonce:CAP11|v_count[8]   ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.591      ;
; 0.471 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.592      ;
; 0.473 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; centroID:cID|lastWhite[7]  ; centroID:cID|mostLocX[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.051      ; 0.609      ;
; 0.474 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[1] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.597      ;
; 0.476 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.598      ;
; 0.477 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.600      ;
; 0.478 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.600      ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.022      ; 0.314      ;
; 0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.014     ; 0.314      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.271 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.303 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.313 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|isColor      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.330 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.338 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.340 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.459      ;
; 0.350 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.378 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.381 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.502      ;
; 0.382 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.384 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.385 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.387 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.390 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.397 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.399 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.518      ;
; 0.401 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.522      ;
; 0.403 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.523      ;
; 0.406 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.525      ;
; 0.409 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.529      ;
; 0.420 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.540      ;
; 0.422 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.546      ;
; 0.423 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.547      ;
; 0.450 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.453 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.459 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.624 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.316     ; 0.795      ;
; -0.543 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.245     ; 0.795      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.108  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.120      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.116  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 1.112      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.119  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.740      ; 1.108      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.189  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.120      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 1.112      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.200  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.811      ; 1.108      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.433  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.741      ; 0.795      ;
; 0.514  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 0.795      ;
; 0.514  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 0.795      ;
; 0.514  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 0.795      ;
; 0.514  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 0.795      ;
; 0.514  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.812      ; 0.795      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.687      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.433 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.924      ; 0.951      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.958      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.442 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.925      ; 0.961      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.951      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.482 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.958      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
; 0.485 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.961      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.376 ; -0.192       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -0.376 ; -0.192       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -0.376 ; -0.192       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -0.345 ; -0.129       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.345 ; -0.129       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.345 ; -0.129       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.345 ; -0.129       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.207 ; -0.207       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; -0.201 ; -0.201       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; -0.196 ; -0.196       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; -0.196 ; -0.196       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; -0.196 ; -0.196       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; -0.134 ; -0.134       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; -0.134 ; -0.134       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.899  ; 1.115        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.899  ; 1.115        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.899  ; 1.115        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.899  ; 1.115        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.899  ; 1.115        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.943  ; 1.127        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.943  ; 1.127        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.943  ; 1.127        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.943  ; 1.127        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 1.121  ; 1.121        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 1.130  ; 1.130        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 1.130  ; 1.130        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 1.190  ; 1.190        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 1.190  ; 1.190        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 1.190  ; 1.190        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 1.195  ; 1.195        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 1.200  ; 1.200        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.379 ; 5.379        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.711 ; 9.895        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.711 ; 9.895        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.711 ; 9.895        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.712 ; 9.896        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.713 ; 9.897        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.713 ; 9.897        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.494 ; 312.494      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.494 ; 312.494      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.494 ; 312.494      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 1.562  ; 2.260 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; 1.562  ; 2.260 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; 2.267  ; 2.929 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; 2.098  ; 2.717 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 2.267  ; 2.929 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 3.735  ; 4.401 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 3.735  ; 4.401 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 2.273  ; 2.994 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 2.258  ; 2.983 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 2.056  ; 2.710 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 1.964  ; 2.635 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 2.542  ; 3.308 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.390 ; 0.447 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.500 ; 0.349 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.390 ; 0.447 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -0.612 ; 0.231 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.528 ; 0.317 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -1.049 ; -1.715 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; -1.049 ; -1.715 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; -1.827 ; -2.459 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; -1.827 ; -2.459 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -2.023 ; -2.668 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -1.334 ; -1.941 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -1.944 ; -2.631 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -1.891 ; -2.600 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -1.511 ; -2.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -1.490 ; -2.101 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -1.334 ; -1.941 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -1.552 ; -2.220 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.904  ; 0.079  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.795  ; -0.036 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.685  ; -0.140 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.904  ; 0.079  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.822  ; -0.004 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 3.760 ; 3.917 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 3.260 ; 3.369 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 3.510 ; 3.623 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 3.760 ; 3.917 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 3.680 ; 3.814 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 4.119 ; 4.293 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.282 ; 3.381 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 4.119 ; 4.293 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 4.086 ; 4.280 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.651 ; 3.803 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 3.056 ; 3.129 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.946 ; 4.105 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.669 ; 3.811 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.946 ; 4.105 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.877 ; 4.063 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.510 ; 3.610 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 3.266 ; 3.344 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 3.132 ; 3.280 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 3.132 ; 3.280 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.451 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.451 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 2.445 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 2.445 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 2.611 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 2.611 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.416 ; 3.437 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 2.755 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 3.416 ; 3.437 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 4.170 ; 4.314 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 4.170 ; 4.314 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.487 ; 3.508 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.487 ; 3.508 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 3.028 ; 3.132 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 3.028 ; 3.132 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 3.268 ; 3.375 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 3.507 ; 3.658 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 3.430 ; 3.558 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.049 ; 3.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.049 ; 3.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.851 ; 4.018 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 3.820 ; 4.005 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.403 ; 3.548 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.833 ; 2.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.267 ; 3.363 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.420 ; 3.556 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.686 ; 3.837 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.619 ; 3.797 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.267 ; 3.363 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 3.034 ; 3.108 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 2.836 ; 2.977 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 2.836 ; 2.977 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.410 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.410 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 2.404 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 2.404 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 2.557 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 2.557 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.311 ; 2.683 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 2.683 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 3.311 ; 3.327 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 4.053 ; 4.192 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 4.053 ; 4.192 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.364 ; 3.380 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.364 ; 3.380 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.726 ;    ;    ; 4.319 ;
; SW[3]      ; GPIO0_D[14] ; 3.764 ;    ;    ; 4.350 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.645 ;    ;    ; 4.230 ;
; SW[3]      ; GPIO0_D[14] ; 3.681 ;    ;    ; 4.260 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -4.730   ; -0.630 ; -1.465   ; 0.057   ; -3.000              ;
;  CAPonce:CAP11|CAPclk                                ; -4.730   ; 0.199  ; N/A      ; N/A     ; -2.174              ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.043   ; 0.062  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.718   ; 0.271  ; N/A      ; N/A     ; 9.646               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 4.585               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.109    ; -0.630 ; N/A      ; N/A     ; 312.249             ;
;  GPIO1_D[4]                                          ; -0.280   ; 0.130  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.480               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.150    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.738   ; -0.232 ; -1.465   ; 0.057   ; -1.000              ;
; Design-wide TNS                                      ; -720.841 ; -3.457 ; -10.033  ; 0.0     ; -412.788            ;
;  CAPonce:CAP11|CAPclk                                ; -681.329 ; 0.000  ; N/A      ; N/A     ; -340.704            ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.043   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.718   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.000    ; -1.733 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[4]                                          ; -0.625   ; 0.000  ; N/A      ; N/A     ; -21.478             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -34.126  ; -2.366 ; -10.033  ; 0.000   ; -55.000             ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 2.739  ; 3.267 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; 2.739  ; 3.267 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; 4.038  ; 4.490 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; 3.725  ; 4.155 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 4.038  ; 4.490 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 6.549  ; 7.080 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 6.549  ; 7.080 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 4.054  ; 4.635 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 4.002  ; 4.589 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 3.715  ; 4.151 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 3.491  ; 4.009 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 4.506  ; 5.031 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.390 ; 0.447 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.500 ; 0.349 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.390 ; 0.447 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -0.612 ; 0.231 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.528 ; 0.317 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -1.049 ; -1.715 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]       ; CAPonce:CAP11|CAPclk ; -1.049 ; -1.715 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CAPonce:CAP11|CAPclk ; -1.827 ; -2.459 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]       ; CAPonce:CAP11|CAPclk ; -1.827 ; -2.459 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -2.023 ; -2.668 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -1.334 ; -1.941 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -1.944 ; -2.631 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -1.891 ; -2.600 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -1.511 ; -2.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -1.490 ; -2.101 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -1.334 ; -1.941 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -1.552 ; -2.220 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 1.561  ; 1.038  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 1.428  ; 0.866  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 1.144  ; 0.633  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 1.561  ; 1.038  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 1.478  ; 0.911  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 6.231 ; 6.312 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 5.339 ; 5.417 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.767 ; 5.877 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 6.231 ; 6.312 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 6.105 ; 6.184 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 6.885 ; 6.958 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 5.357 ; 5.440 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.885 ; 6.958 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 6.748 ; 6.955 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 6.026 ; 6.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 5.017 ; 5.052 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 6.621 ; 6.709 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 6.074 ; 6.158 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 6.621 ; 6.709 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 6.392 ; 6.616 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.733 ; 5.838 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 5.380 ; 5.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 5.216 ; 5.288 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 5.216 ; 5.288 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.883 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.883 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.978 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.978 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 4.335 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 4.335 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.713 ; 5.648 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.383 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.713 ; 5.648 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 7.017 ; 7.058 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 7.017 ; 7.058 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.840 ; 5.775 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.840 ; 5.775 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 3.028 ; 3.132 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 3.028 ; 3.132 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 3.268 ; 3.375 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 3.507 ; 3.658 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 3.430 ; 3.558 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.049 ; 3.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.049 ; 3.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.851 ; 4.018 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 3.820 ; 4.005 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.403 ; 3.548 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.833 ; 2.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.267 ; 3.363 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.420 ; 3.556 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.686 ; 3.837 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.619 ; 3.797 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.267 ; 3.363 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 3.034 ; 3.108 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 2.836 ; 2.977 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 2.836 ; 2.977 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.410 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.410 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 2.404 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 2.404 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 2.557 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 2.557 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.311 ; 2.683 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 2.683 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 3.311 ; 3.327 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 4.053 ; 4.192 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 4.053 ; 4.192 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.364 ; 3.380 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.364 ; 3.380 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.170 ;    ;    ; 6.556 ;
; SW[3]      ; GPIO0_D[14] ; 6.227 ;    ;    ; 6.622 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.645 ;    ;    ; 4.230 ;
; SW[3]      ; GPIO0_D[14] ; 3.681 ;    ;    ; 4.260 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[11]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[12]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[13]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[14]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[15]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[16]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[17]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[18]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[19]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[20]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[21]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[22]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[23]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[24]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[25]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[27]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[29]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[30]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[26]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[28]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 1341     ; 3341     ; 0        ; 792      ;
; GPIO1_D[4]                                          ; CAPonce:CAP11|CAPclk                                ; 0        ; 146      ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 19       ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1886     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[4]                                          ; GPIO1_D[4]                                          ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 1341     ; 3341     ; 0        ; 792      ;
; GPIO1_D[4]                                          ; CAPonce:CAP11|CAPclk                                ; 0        ; 146      ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 19       ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1886     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[4]                                          ; GPIO1_D[4]                                          ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 301   ; 301  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File output_files/pll3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/pll3.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 27 00:20:05 2024
Info: Command: quartus_sta LoQritas -c LoQritas
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LoQritas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {DIV800|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name {DIV800|altpll_component|auto_generated|pll1|clk[0]} {DIV800|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|CAPclk CAPonce:CAP11|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|Z_1:DEPHASE|Qd[1] CAPonce:CAP11|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[4] GPIO1_D[4]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400 SCCBdrive:SCCBdriver|clk400
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.730            -681.329 CAPonce:CAP11|CAPclk 
    Info (332119):    -4.718              -4.718 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.738             -34.126 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.280              -0.625 GPIO1_D[4] 
    Info (332119):    -0.043              -0.043 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.109               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.150               0.000 SCCBdrive:SCCBdriver|clk400 
Info (332146): Worst-case hold slack is -0.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.591              -1.592 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.139              -0.728 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.155               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.361               0.000 GPIO1_D[4] 
    Info (332119):     0.381               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.385               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.507               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.465             -10.033 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.057               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.084 GPIO1_D[4] 
    Info (332119):    -2.174            -340.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.480               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.817               0.000 CLOCK_50 
    Info (332119):     9.646               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.254               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.288            -602.237 CAPonce:CAP11|CAPclk 
    Info (332119):    -4.202              -4.202 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.450             -24.982 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.161              -0.233 GPIO1_D[4] 
    Info (332119):     0.022               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.249               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.257               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.630              -1.733 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.023              -0.029 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.133               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.320               0.000 GPIO1_D[4] 
    Info (332119):     0.333               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.341               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.457               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.242              -5.944 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.113               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.052 GPIO1_D[4] 
    Info (332119):    -2.174            -340.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.487               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.785               0.000 CLOCK_50 
    Info (332119):     9.678               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.249               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.920            -371.481 CAPonce:CAP11|CAPclk 
    Info (332119):    -2.670              -2.670 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.590              -6.665 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.206               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.240               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.517               0.000 GPIO1_D[4] 
    Info (332119):     0.528               0.000 SCCBdrive:SCCBdriver|clk400 
Info (332146): Worst-case hold slack is -0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.405              -1.091 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.232              -2.366 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.062               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.130               0.000 GPIO1_D[4] 
    Info (332119):     0.199               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.208               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.271               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.624              -0.624 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.478 GPIO1_D[4] 
    Info (332119):    -1.000            -228.000 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.480               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.585               0.000 CLOCK_50 
    Info (332119):     9.651               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.272               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Thu Jun 27 00:20:07 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


