{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722211129101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722211129105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 09:58:49 2024 " "Processing started: Mon Jul 29 09:58:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722211129105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211129105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211129105 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211129409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722211129449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722211129449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211135834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211135834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211135835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211135835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211135835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211135835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211136523 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211136523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211136523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211136525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211136525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211136525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211136525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211136525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722211136631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32 Add32:inst4 " "Elaborating entity \"Add32\" for hierarchy \"Add32:inst4\"" {  } { { "pipemult.bdf" "inst4" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 312 480 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8 Add32:inst4\|Add8:inst4 " "Elaborating entity \"Add8\" for hierarchy \"Add32:inst4\|Add8:inst4\"" {  } { { "Add32.bdf" "inst4" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/Add32.bdf" { { 408 520 672 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 Add32:inst4\|Add8:inst4\|add1:inst7 " "Elaborating entity \"add1\" for hierarchy \"Add32:inst4\|Add8:inst4\|add1:inst7\"" {  } { { "Add8.bdf" "inst7" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/Add8.bdf" { { 872 576 696 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst1 " "Elaborating entity \"ram\" for hierarchy \"ram:inst1\"" {  } { { "pipemult.bdf" "inst1" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.bdf" { { 192 432 624 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst " "Elaborating entity \"mult\" for hierarchy \"mult:inst\"" {  } { { "pipemult.bdf" "inst" { Schematic "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.bdf" { { 56 184 360 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "lpm_mult_component" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211136782 ""}  } { { "mult.vhd" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722211136782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/db/mult_blo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211136832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211136832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211136833 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722211137085 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722211137085 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722211137085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram:inst1\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211137187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram:inst1\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722211137187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722211137187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722211137225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211137225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722211137464 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211137880 ""}
{ "Info" "ISTA_SDC_FOUND" "pipemult2.sdc " "Reading SDC File: 'pipemult2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1722211138152 ""}
{ "Info" "ISTA_SDC_FOUND" "pipemult.sdc " "Reading SDC File: 'pipemult.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1722211138157 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk1 " "Overwriting existing clock: clk1" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1722211138158 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"wren\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"wren\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock vir_clock -max 2.0 \[get_ports wren\] " "set_input_delay -clock vir_clock -max 2.0 \[get_ports wren\]" {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722211138158 ""}  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138158 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[7\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock vir_clock -max 2.0 \[get_ports data*\] " "set_input_delay -clock vir_clock -max 2.0 \[get_ports data*\]" {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722211138158 ""}  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138158 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138158 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"datab\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"dataa\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 8 Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(8): Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock vir_clock -max 2.0 \[get_ports rdaddress*\] " "set_input_delay -clock vir_clock -max 2.0 \[get_ports rdaddress*\]" {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722211138159 ""}  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 8 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 8 Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(8): Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 8 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 8 Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(8): Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 8 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 8 Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(8): Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 8 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 8 Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(8): Set_input_delay/set_output_delay has replaced one or more delays on port \"rdaddress\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 8 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 10 Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(10): Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock vir_clock -max 2.0 \[get_ports wraddress*\] " "set_input_delay -clock vir_clock -max 2.0 \[get_ports wraddress*\]" {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722211138160 ""}  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 10 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 10 Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(10): Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 10 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 10 Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(10): Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 10 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 10 Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(10): Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 10 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay pipemult.sdc 10 Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at pipemult.sdc(10): Set_input_delay/set_output_delay has replaced one or more delays on port \"wraddress\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 10 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock vir_clock -max 0 \[get_ports q*\] " "set_output_delay -clock vir_clock -max 0 \[get_ports q*\]" {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722211138160 ""}  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay pipemult.sdc 12 Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at pipemult.sdc(12): Set_input_delay/set_output_delay has replaced one or more delays on port \"q\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" "" { Text "C:/AlteraPrj/pipemultQP16_1Timing2 (1)/pipemultQP16_1/Schematic/pipemult.sdc" 12 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138165 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1722211138166 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722211138166 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722211138166 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000         clk1 " "  10.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722211138166 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    vir_clock " "  10.000    vir_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722211138166 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138166 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138176 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1722211138190 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138192 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1722211138201 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722211138394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722211138394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "93 " "Implemented 93 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722211138434 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722211138434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722211138434 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1722211138434 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1722211138434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722211138434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722211138446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 09:58:58 2024 " "Processing ended: Mon Jul 29 09:58:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722211138446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722211138446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722211138446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722211138446 ""}
