;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #27, 6
	DJN -1, @-20
	ADD 18, 7
	ADD 18, 7
	ADD 18, 7
	MOV -1, <-20
	SPL 0, <402
	DJN -208, @-20
	SUB -0, 2
	SUB -0, 2
	SUB -0, 2
	SUB -0, 2
	SUB -0, 2
	SUB -0, 2
	SUB @121, 106
	SUB @127, 106
	MOV -1, <-20
	SPL 270, 60
	SPL 270, 60
	SPL 0, <402
	DAT #8, <2
	SPL @300, 90
	SPL 0, <402
	SPL 0, <402
	MOV #-1, <-20
	SUB -0, 2
	SUB 12, @11
	JMP <121, 106
	SUB @121, @106
	ADD 18, 7
	MOV #12, @200
	ADD 30, 9
	SUB 3, 20
	ADD 30, 9
	MOV #-1, <-20
	SUB @3, 0
	SUB @121, 106
	MOV -1, <-20
	MOV #-1, <-20
	SPL 270, 760
	MOV 7, <90
	SPL 0, <402
	ADD 18, 7
	SUB #27, 6
	ADD 210, 60
	ADD 210, 160
	SUB @121, 106
