#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 18 10:55:53 2020
# Process ID: 4148
# Current directory: G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1
# Command line: vivado.exe -log TOP_RB.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TOP_RB.tcl -notrace
# Log file: G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB.vdi
# Journal file: G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TOP_RB.tcl -notrace
Command: link_design -top TOP_RB -part xc7z100ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1_rx'
INFO: [Project 1-454] Reading design checkpoint 'g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_RX'
INFO: [Netlist 29-17] Analyzing 1074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_1_rx UUID: fe06d236-3b55-5149-ab0e-918009892f32 
INFO: [Chipscope 16-324] Core: ila_1_tx UUID: 6e458348-5333-5ea8-a3c9-159b219c0c83 
INFO: [Chipscope 16-324] Core: ila_RX UUID: 72cc72f7-85d6-5fdd-a1fc-fc47dc5c57f7 
INFO: [Chipscope 16-324] Core: ila_tX UUID: 8a2a65ee-5768-5d34-b15e-8d7a57ce1d90 
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.xdc] for cell 'aurora_64b66b_rb/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.xdc] for cell 'aurora_64b66b_rb/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_RX/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_RX/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_tX/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_tX/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_RX/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_RX/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_tX/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_tX/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_1_rx/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_1_rx/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_1_tx/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_1_tx/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1_rx/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1_rx/inst'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1_tx/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1_tx/inst'
Parsing XDC File [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/constrs_1/new/TOP_PIN.xdc]
Finished Parsing XDC File [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/constrs_1/new/TOP_PIN.xdc]
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_clocks.xdc] for cell 'aurora_64b66b_rb/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_clocks.xdc] for cell 'aurora_64b66b_rb/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 942.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 648 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 648 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 942.797 ; gain = 531.801
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.987 . Memory (MB): peak = 951.719 ; gain = 8.883

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2117c0d05

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1560.090 ; gain = 608.082

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1677.230 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17a6a18b2

Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1677.230 ; gain = 16.168

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b7cddfb4

Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1677.230 ; gain = 16.168
INFO: [Opt 31-389] Phase Retarget created 192 cells and removed 2204 cells
INFO: [Opt 31-1021] In phase Retarget, 958 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 125b2edb8

Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1677.230 ; gain = 16.168
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 66 cells
INFO: [Opt 31-1021] In phase Constant propagation, 886 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1be62077a

Time (s): cpu = 00:00:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1677.230 ; gain = 16.168
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells
INFO: [Opt 31-1021] In phase Sweep, 2860 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG aurora_64b66b_rb/inst/clock_module_i/user_clk_i_BUFG_inst to drive 0 load(s) on clock net aurora_64b66b_rb/inst/clock_module_i/user_clk_i_BUFG
INFO: [Opt 31-194] Inserted BUFG aurora_64b66b_rb/inst/clock_module_i/sync_clk_i_BUFG_inst to drive 0 load(s) on clock net aurora_64b66b_rb/inst/clock_module_i/sync_clk_i_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 1350f1c54

Time (s): cpu = 00:00:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1677.230 ; gain = 16.168
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: ff89cbec

Time (s): cpu = 00:00:10 ; elapsed = 00:01:19 . Memory (MB): peak = 1677.230 ; gain = 16.168
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14a5e46f6

Time (s): cpu = 00:00:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1677.230 ; gain = 16.168
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             192  |            2204  |                                            958  |
|  Constant propagation         |               0  |              66  |                                            886  |
|  Sweep                        |               0  |             222  |                                           2860  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             74  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1677.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12555fb20

Time (s): cpu = 00:00:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1677.230 ; gain = 16.168

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.936 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 30 newly gated: 0 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 1256465ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1941.941 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1256465ef

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1941.941 ; gain = 264.711

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1256465ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1941.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1941.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 109636a0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1941.941 ; gain = 999.145
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1941.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_RB_drc_opted.rpt -pb TOP_RB_drc_opted.pb -rpx TOP_RB_drc_opted.rpx
Command: report_drc -file TOP_RB_drc_opted.rpt -pb TOP_RB_drc_opted.pb -rpx TOP_RB_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a399ef7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1941.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1be76d4e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2afb4485d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2afb4485d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2afb4485d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a8fb8454

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b6b6684e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13e97ce32

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13e97ce32

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2005b3ecc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1afef9cf1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1827086e9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 137401a2f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 130c33c2a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16873f97c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16873f97c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ecb51133

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ecb51133

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.072. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ce2e62c7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ce2e62c7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ce2e62c7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ce2e62c7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 84092683

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 84092683

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.941 ; gain = 0.000
Ending Placer Task | Checksum: 815b89a3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1941.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1941.941 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TOP_RB_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1941.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_RB_utilization_placed.rpt -pb TOP_RB_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_RB_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1941.941 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3ced67ea ConstDB: 0 ShapeSum: 446e21b9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f6cfb15b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2121.664 ; gain = 179.723
Post Restoration Checksum: NetGraph: 1592f892 NumContArr: e13cb8c9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6cfb15b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2149.211 ; gain = 207.270

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6cfb15b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2158.207 ; gain = 216.266

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6cfb15b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2158.207 ; gain = 216.266
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13ee19ccc

Time (s): cpu = 00:02:14 ; elapsed = 00:01:55 . Memory (MB): peak = 2262.996 ; gain = 321.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.037  | TNS=0.000  | WHS=-0.377 | THS=-823.522|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 140c2f528

Time (s): cpu = 00:02:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2262.996 ; gain = 321.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.037  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: c5e6849f

Time (s): cpu = 00:02:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2262.996 ; gain = 321.055
Phase 2 Router Initialization | Checksum: 170b646bb

Time (s): cpu = 00:02:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2262.996 ; gain = 321.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cea26960

Time (s): cpu = 00:02:28 ; elapsed = 00:02:04 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1036
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.811  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1607dbe56

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 2289.859 ; gain = 347.918
Phase 4 Rip-up And Reroute | Checksum: 1607dbe56

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1607dbe56

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1607dbe56

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 2289.859 ; gain = 347.918
Phase 5 Delay and Skew Optimization | Checksum: 1607dbe56

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1704fdfb9

Time (s): cpu = 00:02:39 ; elapsed = 00:02:12 . Memory (MB): peak = 2289.859 ; gain = 347.918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.898  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c11b83d2

Time (s): cpu = 00:02:39 ; elapsed = 00:02:12 . Memory (MB): peak = 2289.859 ; gain = 347.918
Phase 6 Post Hold Fix | Checksum: 1c11b83d2

Time (s): cpu = 00:02:39 ; elapsed = 00:02:12 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.647536 %
  Global Horizontal Routing Utilization  = 0.854952 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 124ebd4e4

Time (s): cpu = 00:02:40 ; elapsed = 00:02:12 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 124ebd4e4

Time (s): cpu = 00:02:40 ; elapsed = 00:02:12 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y7/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin aurora_64b66b_rb/inst/gt_common_support/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTREFCLK1
Phase 9 Depositing Routes | Checksum: adb2957b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:13 . Memory (MB): peak = 2289.859 ; gain = 347.918

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.898  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: adb2957b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:14 . Memory (MB): peak = 2289.859 ; gain = 347.918
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:02:14 . Memory (MB): peak = 2289.859 ; gain = 347.918

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2289.859 ; gain = 347.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2289.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2289.859 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_RB_drc_routed.rpt -pb TOP_RB_drc_routed.pb -rpx TOP_RB_drc_routed.rpx
Command: report_drc -file TOP_RB_drc_routed.rpt -pb TOP_RB_drc_routed.pb -rpx TOP_RB_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_RB_methodology_drc_routed.rpt -pb TOP_RB_methodology_drc_routed.pb -rpx TOP_RB_methodology_drc_routed.rpx
Command: report_methodology -file TOP_RB_methodology_drc_routed.rpt -pb TOP_RB_methodology_drc_routed.pb -rpx TOP_RB_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/impl_1/TOP_RB_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TOP_RB_power_routed.rpt -pb TOP_RB_power_summary_routed.pb -rpx TOP_RB_power_routed.rpx
Command: report_power -file TOP_RB_power_routed.rpt -pb TOP_RB_power_summary_routed.pb -rpx TOP_RB_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_RB_route_status.rpt -pb TOP_RB_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_RB_timing_summary_routed.rpt -pb TOP_RB_timing_summary_routed.pb -rpx TOP_RB_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_RB_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_RB_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_RB_bus_skew_routed.rpt -pb TOP_RB_bus_skew_routed.pb -rpx TOP_RB_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TOP_RB.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][0]_LDC_i_1/O, cell DATA_IN_reg[1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][10]_LDC_i_1/O, cell DATA_IN_reg[1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][11]_LDC_i_1/O, cell DATA_IN_reg[1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][12]_LDC_i_1/O, cell DATA_IN_reg[1][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][13]_LDC_i_1/O, cell DATA_IN_reg[1][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][14]_LDC_i_1/O, cell DATA_IN_reg[1][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][15]_LDC_i_1/O, cell DATA_IN_reg[1][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][16]_LDC_i_1/O, cell DATA_IN_reg[1][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][17]_LDC_i_1/O, cell DATA_IN_reg[1][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][18]_LDC_i_1/O, cell DATA_IN_reg[1][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][19]_LDC_i_1/O, cell DATA_IN_reg[1][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][1]_LDC_i_1/O, cell DATA_IN_reg[1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][20]_LDC_i_1/O, cell DATA_IN_reg[1][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][21]_LDC_i_1/O, cell DATA_IN_reg[1][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][22]_LDC_i_1/O, cell DATA_IN_reg[1][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][23]_LDC_i_1/O, cell DATA_IN_reg[1][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][24]_LDC_i_1/O, cell DATA_IN_reg[1][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][25]_LDC_i_1/O, cell DATA_IN_reg[1][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][26]_LDC_i_1/O, cell DATA_IN_reg[1][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][27]_LDC_i_1/O, cell DATA_IN_reg[1][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][28]_LDC_i_1/O, cell DATA_IN_reg[1][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][29]_LDC_i_1/O, cell DATA_IN_reg[1][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][2]_LDC_i_1/O, cell DATA_IN_reg[1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][30]_LDC_i_1/O, cell DATA_IN_reg[1][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][31]_LDC_i_1/O, cell DATA_IN_reg[1][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][32]_LDC_i_1/O, cell DATA_IN_reg[1][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][33]_LDC_i_1/O, cell DATA_IN_reg[1][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][34]_LDC_i_1/O, cell DATA_IN_reg[1][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][35]_LDC_i_1/O, cell DATA_IN_reg[1][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][36]_LDC_i_1/O, cell DATA_IN_reg[1][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][37]_LDC_i_1/O, cell DATA_IN_reg[1][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][38]_LDC_i_1/O, cell DATA_IN_reg[1][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][39]_LDC_i_1/O, cell DATA_IN_reg[1][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][3]_LDC_i_1/O, cell DATA_IN_reg[1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][40]_LDC_i_1/O, cell DATA_IN_reg[1][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][41]_LDC_i_1/O, cell DATA_IN_reg[1][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][42]_LDC_i_1/O, cell DATA_IN_reg[1][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][43]_LDC_i_1/O, cell DATA_IN_reg[1][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][44]_LDC_i_1/O, cell DATA_IN_reg[1][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][45]_LDC_i_1/O, cell DATA_IN_reg[1][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][46]_LDC_i_1/O, cell DATA_IN_reg[1][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][47]_LDC_i_1/O, cell DATA_IN_reg[1][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][48]_LDC_i_1/O, cell DATA_IN_reg[1][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][49]_LDC_i_1/O, cell DATA_IN_reg[1][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][4]_LDC_i_1/O, cell DATA_IN_reg[1][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][50]_LDC_i_1/O, cell DATA_IN_reg[1][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][51]_LDC_i_1/O, cell DATA_IN_reg[1][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][52]_LDC_i_1/O, cell DATA_IN_reg[1][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][53]_LDC_i_1/O, cell DATA_IN_reg[1][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][54]_LDC_i_1/O, cell DATA_IN_reg[1][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][55]_LDC_i_1/O, cell DATA_IN_reg[1][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][56]_LDC_i_1/O, cell DATA_IN_reg[1][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][57]_LDC_i_1/O, cell DATA_IN_reg[1][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][58]_LDC_i_1/O, cell DATA_IN_reg[1][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][59]_LDC_i_1/O, cell DATA_IN_reg[1][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][5]_LDC_i_1/O, cell DATA_IN_reg[1][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][60]_LDC_i_1/O, cell DATA_IN_reg[1][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][61]_LDC_i_1/O, cell DATA_IN_reg[1][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][62]_LDC_i_1/O, cell DATA_IN_reg[1][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][63]_LDC_i_1/O, cell DATA_IN_reg[1][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][6]_LDC_i_1/O, cell DATA_IN_reg[1][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][7]_LDC_i_1/O, cell DATA_IN_reg[1][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][8]_LDC_i_1/O, cell DATA_IN_reg[1][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[1][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][9]_LDC_i_1/O, cell DATA_IN_reg[1][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][0]_LDC_i_1/O, cell DATA_IN_reg[2][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][10]_LDC_i_1/O, cell DATA_IN_reg[2][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][11]_LDC_i_1/O, cell DATA_IN_reg[2][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][12]_LDC_i_1/O, cell DATA_IN_reg[2][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][13]_LDC_i_1/O, cell DATA_IN_reg[2][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][14]_LDC_i_1/O, cell DATA_IN_reg[2][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][15]_LDC_i_1/O, cell DATA_IN_reg[2][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][16]_LDC_i_1/O, cell DATA_IN_reg[2][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][17]_LDC_i_1/O, cell DATA_IN_reg[2][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][18]_LDC_i_1/O, cell DATA_IN_reg[2][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][19]_LDC_i_1/O, cell DATA_IN_reg[2][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][1]_LDC_i_1/O, cell DATA_IN_reg[2][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][20]_LDC_i_1/O, cell DATA_IN_reg[2][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][21]_LDC_i_1/O, cell DATA_IN_reg[2][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][22]_LDC_i_1/O, cell DATA_IN_reg[2][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][23]_LDC_i_1/O, cell DATA_IN_reg[2][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][24]_LDC_i_1/O, cell DATA_IN_reg[2][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][25]_LDC_i_1/O, cell DATA_IN_reg[2][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][26]_LDC_i_1/O, cell DATA_IN_reg[2][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][27]_LDC_i_1/O, cell DATA_IN_reg[2][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][28]_LDC_i_1/O, cell DATA_IN_reg[2][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][29]_LDC_i_1/O, cell DATA_IN_reg[2][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][2]_LDC_i_1/O, cell DATA_IN_reg[2][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][30]_LDC_i_1/O, cell DATA_IN_reg[2][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][31]_LDC_i_1/O, cell DATA_IN_reg[2][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][32]_LDC_i_1/O, cell DATA_IN_reg[2][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][33]_LDC_i_1/O, cell DATA_IN_reg[2][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][34]_LDC_i_1/O, cell DATA_IN_reg[2][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][35]_LDC_i_1/O, cell DATA_IN_reg[2][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][36]_LDC_i_1/O, cell DATA_IN_reg[2][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][37]_LDC_i_1/O, cell DATA_IN_reg[2][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][38]_LDC_i_1/O, cell DATA_IN_reg[2][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][39]_LDC_i_1/O, cell DATA_IN_reg[2][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][3]_LDC_i_1/O, cell DATA_IN_reg[2][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][40]_LDC_i_1/O, cell DATA_IN_reg[2][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_IN_reg[2][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[2][41]_LDC_i_1/O, cell DATA_IN_reg[2][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 43 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_1_tx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_1_rx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 41 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 322 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TOP_RB.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2943.906 ; gain = 616.223
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 11:02:12 2020...
