Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Jun 24 17:50:20 2022
| Host         : TELOPS212 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/blackbird1280D/fir_00251_proc_325_blackbird1280D_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_blackbird1280D
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                              Instance                              |                                  Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_blackbird1280D                                      |                                                                    (top) |      95451 |      86697 |    1896 | 6858 | 149825 |    285 |     91 |          167 |
|   (fir_00251_proc_blackbird1280D)                                  |                                                                    (top) |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                              |                                                       fir_00251_proc_acq |      87362 |      78658 |    1852 | 6852 | 137810 |    284 |     80 |          165 |
|     (ACQ)                                                          |                                                       fir_00251_proc_acq |         48 |         48 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                             |                                                               bd_wrapper |      26747 |      23879 |    1792 | 1076 |  25774 |     43 |      4 |            5 |
|       (BD)                                                         |                                                               bd_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MIG_2DDR.core_wrapper_i                                      |                                                             core_wrapper |      26747 |      23879 |    1792 | 1076 |  25774 |     43 |      4 |            5 |
|         (MIG_2DDR.core_wrapper_i)                                  |                                                             core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                                     |                                                                     core |      26747 |      23879 |    1792 | 1076 |  25774 |     43 |      4 |            5 |
|           (core_i)                                                 |                                                                     core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                             |                                                      core_FlashReset_0_0 |        110 |        110 |       0 |    0 |    113 |      0 |      0 |            0 |
|           GND                                                      |                                                               core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                      |                                                           MCU_imp_N4RJ0G |       2962 |       2655 |     128 |  179 |   2863 |     26 |      0 |            5 |
|           MIG_Calibration                                          |                                              MIG_Calibration_imp_150VYJW |      10065 |       8407 |    1132 |  526 |  10668 |     17 |      4 |            0 |
|           MIG_Code                                                 |                                                      MIG_Code_imp_7OFRL4 |       7201 |       6434 |     516 |  251 |   6450 |      0 |      0 |            0 |
|           axi_gpio_0                                               |                                                        core_axi_gpio_0_0 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|           axi_gps_uart                                             |                                                      core_axi_gps_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_interconnect_0                                       |                                                core_axi_interconnect_0_1 |        173 |        173 |       0 |    0 |    118 |      0 |      0 |            0 |
|           axi_lens_uart                                            |                                                     core_axi_lens_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_ndf_uart                                             |                                                      core_axi_ndf_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_peripheral                                           |                                                axi_peripheral_imp_F8WIQG |       2171 |       2171 |       0 |    0 |   1458 |      0 |      0 |            0 |
|           axi_quad_spi_0                                           |                                                    core_axi_quad_spi_0_0 |        369 |        351 |      16 |    2 |    572 |      0 |      0 |            0 |
|           axi_timer_0                                              |                                                       core_axi_timer_0_0 |        280 |        280 |       0 |    0 |    216 |      0 |      0 |            0 |
|           axi_usb_uart                                             |                                                      core_axi_usb_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clink_uart                                               |                                                        core_clink_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clk_wiz_1                                                |                                                         core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                         |                                                  core_fpga_output_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           fw_uart                                                  |                                                           core_fw_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           intr_concact                                             |                                                      core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                                 |                                                          core_oem_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           pleora_uart                                              |                                                       core_pleora_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           power_management                                         |                                                  core_power_management_0 |         51 |         51 |       0 |    0 |    116 |      0 |      0 |            0 |
|           proc_sys_reset_1                                         |                                                  core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     31 |      0 |      0 |            0 |
|           xadc_wiz_1                                               |                                                        core_xadc_wiz_1_0 |        276 |        276 |       0 |    0 |    364 |      0 |      0 |            0 |
|     BULK_USART                                                     |                                                                    USART |        501 |        501 |       0 |    0 |    653 |      2 |      0 |            0 |
|       (BULK_USART)                                                 |                                                                    USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                                 USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                          |                                                               RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                      |                                                               RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                        |                                                           double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                           sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                                               usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                       |                                            usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                           usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                                       |                                                           usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                            USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                       |                                                            USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                           sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                          t_axi4_stream32_fifo__xdcDup__1 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst                   |                                           t_axi4_stream32_afifo_d512_HD2 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                       |                    t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD3 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U6                                                           |                                                            AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                       |                                                            AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                           sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                     t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         (U7)                                                       |                                                     t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst                   |                                               t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                       |                        t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U8                                                           |                                                                 USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                       |                                                                 USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                           sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                               Usart_Ctrl |         52 |         52 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                       |                                                               Usart_Ctrl |         35 |         35 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                        |                                                           sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                        |                                                           double_sync__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                           double_sync__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                                            gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                        |                                                           double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                        |                                                    double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                        |                                                            gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                        |                                                            gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                        |                                                               gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                          |                                                              calibration |      47819 |      42418 |       0 | 5401 |  91662 |    209 |     58 |          145 |
|       (CALIB)                                                      |                                                              calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                            axis64_sw_2_1 |         88 |         88 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U1)                                                       |                                                            axis64_sw_2_1 |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                    axis64_auto_sw_2_1__2 |         44 |         44 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U10)                                                      |                                                    axis64_auto_sw_2_1__2 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                      |                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                           fwft_sfifo_wr66_rd66_d512_HD58 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                    fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                          |                                                    axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                      |                                                    axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                          |                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                      |                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                           fwft_sfifo_wr66_rd66_d512_HD81 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                    fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD82 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                          |                                             t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                      |                                             t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                                fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                         fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                          |                                                       calibration_common |       1547 |       1547 |       0 |    0 |   7058 |      0 |      1 |            1 |
|         (U17)                                                      |                                                       calibration_common |         19 |         19 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                     |                                                             calib_config |        183 |        183 |       0 |    0 |   3563 |      0 |      0 |            0 |
|           (CONFIG)                                                 |                                                             calib_config |        177 |        177 |       0 |    0 |   3541 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                            |                                               gh_stretch__parameterized4 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                         |                                                          double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                          |                                                          double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                                |                                                          double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                       |                                                          double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                      |                                                          double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                               |                                                          double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                               |                                                          double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                        |                                                          calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                       calib_param_ram_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                        |                                                          calib_block_sel |        808 |        808 |       0 |    0 |   1848 |      0 |      0 |            0 |
|           (SEL)                                                    |                                                          calib_block_sel |        807 |        807 |       0 |    0 |   1846 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                        |                                                    calib_param_sequencer |        123 |        123 |       0 |    0 |   1027 |      0 |      0 |            0 |
|           (SEQ)                                                    |                                                    calib_param_sequencer |        122 |        122 |       0 |    0 |   1023 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                                |                                                          double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                      calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           (U1)                                                     |                                                      calib_fast_hder_gen |         96 |         96 |       0 |    0 |    238 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                          ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    209 |      0 |      0 |            1 |
|           (U2)                                                     |                                                          ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    207 |      0 |      0 |            1 |
|           U1                                                       |                                                          sync_reset__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                        |                                                         calib_status_gen |        210 |        210 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U36)                                                    |                                                         calib_status_gen |        210 |        210 |       0 |    0 |    163 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                        |                                                      axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U47)                                                    |                                                      axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                          sync_reset__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                          |                                                                      AEC |        537 |        537 |       0 |    0 |    911 |      4 |      0 |            0 |
|         (U19)                                                      |                                                                      AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                                 AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                 AEC_Ctrl |        112 |        112 |       0 |    0 |    108 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                      |                                                           double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                               gh_stretch__parameterized8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                         |                                                               AEC_CUMSUM |        133 |        133 |       0 |    0 |    298 |      0 |      0 |            0 |
|           (U3)                                                     |                                                               AEC_CUMSUM |        133 |        133 |       0 |    0 |    292 |      0 |      0 |            0 |
|           U0                                                       |                                                           double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                           double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                          |                                                          sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                       |                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|         U5                                                         |                                                    aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U5)                                                     |                                                    aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1                                                       |                                                                decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|       U25                                                          |                                                   badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                      |                                                   badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                          |                                                      badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                      |                                                      badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                          |                                                 axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     75 |      0 |      0 |            0 |
|         (U27)                                                      |                                                 axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     73 |      0 |      0 |            0 |
|         r0                                                         |                                                          sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                          |                                                            axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                      |                                                            axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                          |                                                    axis_lut_core_a32_d32 |        281 |        281 |       0 |    0 |    387 |     16 |      3 |            0 |
|         (U30)                                                      |                                                    axis_lut_core_a32_d32 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                      axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                     |                                                      axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                          sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                    native_to_axis32__110 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                    |                                                    native_to_axis32__110 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                        |                                     t_axi4_stream32_fifo__parameterized2 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U12)                                                    |                                     t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                                t_axi4_stream32_sfifo_d16 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U13                                                        |                                            axis32_tuser_merge__xdcDup__1 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                    |                                            axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                        fwft_sfifo_w8_d16 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                        |                                            axis32_tuser_merge__xdcDup__2 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                    |                                            axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                 fwft_sfifo_w8_d16_HD1329 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                         |                                                      axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                     |                                                      axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                         native_to_axis32 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                     |                                                         native_to_axis32 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                              tdp_ram_w32 |         93 |         93 |       0 |    0 |     88 |     14 |      1 |            0 |
|           (U4)                                                     |                                                              tdp_ram_w32 |         17 |         17 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                          sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                               |                                                       tdp_ram_w32_d16384 |         76 |         76 |       0 |    0 |     11 |     14 |      1 |            0 |
|         U6                                                         |                                     t_axi4_stream32_fifo__parameterized4 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U6)                                                     |                                     t_axi4_stream32_fifo__parameterized4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                          t_axi4_stream32_sfifo_d16_HD141 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U8                                                         |                                                        LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                         axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                     |                                                         axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                          |                                    axis_lut_core_a32_d32__parameterized1 |        355 |        355 |       0 |    0 |    395 |     31 |      2 |            0 |
|         (U31)                                                      |                                    axis_lut_core_a32_d32__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                      axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                     |                                                      axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                          sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                    native_to_axis32__108 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                    |                                                    native_to_axis32__108 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                        |                                     t_axi4_stream32_fifo__parameterized6 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U12)                                                    |                                     t_axi4_stream32_fifo__parameterized6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                          t_axi4_stream32_sfifo_d16_HD173 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U13                                                        |                                            axis32_tuser_merge__xdcDup__3 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                    |                                            axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                 fwft_sfifo_w8_d16_HD1369 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                        |                                                       axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                    |                                                       axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                 fwft_sfifo_w8_d16_HD1349 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                         |                                                      axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                      axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                    native_to_axis32__109 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                     |                                                    native_to_axis32__109 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                              tdp_ram_w32__parameterized1 |        169 |        169 |       0 |    0 |     94 |     29 |      0 |            0 |
|           (U4)                                                     |                                              tdp_ram_w32__parameterized1 |         19 |         19 |       0 |    0 |     75 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                          sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                               |                                                       tdp_ram_w32_d32768 |        150 |        150 |       0 |    0 |     15 |     29 |      0 |            0 |
|         U6                                                         |                                     t_axi4_stream32_fifo__parameterized8 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U6)                                                     |                                     t_axi4_stream32_fifo__parameterized8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                          t_axi4_stream32_sfifo_d16_HD205 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U8                                                         |                                                     LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                      axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                     |                                                      axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                       axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                       |                                                       axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                           |                                              calibration_core__xdcDup__1 |      22160 |      19406 |       0 | 2754 |  41168 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_0)                                       |                                              calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                           FCC__xdcDup__1 |        996 |        828 |       0 |  168 |   1973 |      3 |      3 |            6 |
|           (U1)                                                     |                                                           FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                fp32_axis_mult__xdcDup__1 |        190 |        144 |       0 |   46 |    411 |      0 |      0 |            2 |
|           U14                                                      |                                              param_fifo_block__xdcDup__1 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U2                                                       |                                                fp32_axis_mult__xdcDup__2 |        191 |        144 |       0 |   47 |    411 |      0 |      0 |            2 |
|           U3                                                       |                                                fp32_axis_mult__xdcDup__3 |        181 |        135 |       0 |   46 |    381 |      0 |      0 |            2 |
|           U4                                                       |                         t_axi4_stream32_fifo__parameterized12__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                       |                                                     native_to_axis32__65 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                       |                              param_fifo_block__parameterized1__xdcDup__1 |         93 |         93 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U7                                                       |                                               axis_fi32tofp32__xdcDup__1 |        219 |        190 |       0 |   29 |    365 |      0 |      0 |            0 |
|         U10                                                        |                                                           axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                        |                                                           axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                               axis_fi32tofp32__parameterized1__xdcDup__1 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis_fi32tofp32_HD9202 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                        |                                                      ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                    |                                                      ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                       |                                                    native_to_axis32__106 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                    native_to_axis32__105 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                       |                                                    native_to_axis32__104 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                       |                                                    native_to_axis32__103 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                       |                                                    native_to_axis32__102 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                       |                                                    native_to_axis32__101 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                       |                                                       native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                        |                                               axis_fi32tofp32__xdcDup__2 |        221 |        192 |       0 |   29 |    377 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis_fi32tofp32_HD9267 |        221 |        192 |       0 |   29 |    377 |      0 |      0 |            0 |
|         U15                                                        |                                          t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           (U15)                                                    |                                          t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                  |                                         t_axi4_stream16_sfifo_d16_HD9333 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|         U16                                                        |                              param_fifo_block__parameterized3__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           (U16)                                                    |                              param_fifo_block__parameterized3__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                     native_to_axis32__56 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                                       |                         t_axi4_stream32_fifo__parameterized16__xdcDup__1 |         61 |         61 |       0 |    0 |     86 |      1 |      1 |            0 |
|           U6                                                       |                                                           sync_reset__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                               |                                                fwft_sfifo_w32_d16_HD5286 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                        |                                               axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                     ip_axis16_reg_HD9371 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                        |                                               axis16_reg_wrap__xdcDup__2 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                     ip_axis16_reg_HD9374 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U19                                                        |                                           t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U19)                                                    |                                           t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst                 |                                        t_axi4_stream8_sfifo_d2048_HD9378 |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|         U2                                                         |                                                           FSU__xdcDup__1 |       3804 |       3276 |       0 |  528 |   7110 |     10 |      7 |           14 |
|           U1                                                       |                                            fp32_axis_subtract__xdcDup__1 |        293 |        246 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U10                                                      |                         t_axi4_stream32_fifo__parameterized18__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U11                                                      |                                              param_fifo_block__xdcDup__2 |         76 |         76 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U12                                                      |                                              param_fifo_block__xdcDup__3 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U13                                                      |                              param_fifo_block__parameterized7__xdcDup__1 |         93 |         93 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U14                                                      |                                                 fp32_axis_add__xdcDup__1 |        293 |        246 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U15                                                      |                               axis_fi32tofp32__parameterized4__xdcDup__1 |        167 |        138 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                      |                               axis_fi32tofp32__parameterized6__xdcDup__1 |        218 |        189 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                      |                                                 fp32_axis_add__xdcDup__2 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U19                                                      |                                                fp32_axis_mult__xdcDup__4 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U2                                                       |                         t_axi4_stream32_fifo__parameterized22__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U22                                                      |                                                fp32_axis_mult__xdcDup__5 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U24                                                      |                                                fp32_axis_mult__xdcDup__6 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U25                                                      |                               axis_fi32tofp32__parameterized8__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                       |                                              fp32_axis_divide__xdcDup__1 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           U4                                                       |                                                fp32_axis_mult__xdcDup__7 |        199 |        150 |       0 |   49 |    435 |      0 |      0 |            2 |
|           U5                                                       |                         t_axi4_stream32_fifo__parameterized24__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U6                                                       |                                              param_fifo_block__xdcDup__4 |         76 |         76 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U7                                                       |                             param_fifo_block__parameterized10__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U8                                                       |                         t_axi4_stream32_fifo__parameterized28__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U9                                                       |                         t_axi4_stream32_fifo__parameterized30__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|         U20                                                        |                                                        pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                    |                                                        pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                       axis_sync_flow__16 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                        |                                               axis_fp32tofi32__xdcDup__1 |        200 |        193 |       0 |    7 |    313 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                          axis_fp32tofi32round__xdcDup__1 |        200 |        193 |       0 |    7 |    313 |      0 |      0 |            0 |
|         U23                                                        |                                                        axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                    |                                                        axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                        |                                                        pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                    |                                                        pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                        |                                                           axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                        |                                                axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis32_fanout2_HD17335 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                        |                                                         axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                    |                                                         axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                               axis_fp32tofi32__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                          axis_fp32tofi32round__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|         U3                                                         |                                                           NLC__xdcDup__1 |       7745 |       6772 |       0 |  973 |  14487 |     32 |      6 |           28 |
|           (U3)                                                     |                                                           NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                               |                                              param_fifo_block__xdcDup__5 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           POW2_M_EXP                                               |                                              param_fifo_block__xdcDup__6 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           RANGE_OFF                                                |                             param_fifo_block__parameterized14__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U1                                                       |                                            fp32_axis_subtract__xdcDup__2 |        296 |        249 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U10                                                      |                                                fp32_axis_mult__xdcDup__8 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U11                                                      |                         t_axi4_stream32_fifo__parameterized34__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U12                                                      |                         t_axi4_stream32_fifo__parameterized36__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U13                                                      |                         t_axi4_stream32_fifo__parameterized38__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U14                                                      |                                              param_fifo_block__xdcDup__7 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U15                                                      |                                             axis_lut_X_to_ADD__xdcDup__1 |       3219 |       2892 |       0 |  327 |   5882 |     18 |      0 |           10 |
|           U16                                                      |                                                axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                              axis_fi32tofp32__parameterized16__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                              axis_fi32tofp32__parameterized18__xdcDup__1 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                 fp32_axis_add__xdcDup__4 |        283 |        241 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U22                                                      |                                                   pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U23                                                      |                                               fp32_axis_mult__xdcDup__11 |        187 |        141 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U26                                                      |                                               fp32_axis_mult__xdcDup__12 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U27                                                      |                                               fp32_axis_mult__xdcDup__13 |        187 |        141 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U3                                                       |                                              fp32_axis_divide__xdcDup__2 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           U4                                                       |                         t_axi4_stream32_fifo__parameterized74__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                                axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                            fp32_axis_subtract__xdcDup__5 |        296 |        249 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U7                                                       |                                                 fp32_axis_add__xdcDup__5 |        295 |        248 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U8                                                       |                                               fp32_axis_mult__xdcDup__14 |        197 |        147 |       0 |   50 |    435 |      0 |      0 |            2 |
|           U9                                                       |                         t_axi4_stream32_fifo__parameterized76__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           Xi_fifo                                                  |                         t_axi4_stream32_fifo__parameterized78__xdcDup__1 |         52 |         52 |       0 |    0 |     78 |      1 |      0 |            0 |
|           data_fifo                                                |                         t_axi4_stream32_fifo__parameterized80__xdcDup__1 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                         |                              axis_fi32tofp32__parameterized20__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                          |                                              param_fifo_block__xdcDup__8 |         76 |         76 |       0 |    0 |    142 |      1 |      1 |            0 |
|           range_fixtofp32                                          |                              axis_fi32tofp32__parameterized22__xdcDup__1 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                        |                                        axis_fi32tou16__parameterized1__2 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                    |                                        axis_fi32tou16__parameterized1__2 |         29 |         29 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                        |                                                        pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                    |                                                        pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                        |                                               fp32_axis_mult__xdcDup__15 |        194 |        144 |       0 |   50 |    418 |      0 |      0 |            2 |
|           (U34)                                                    |                                               fp32_axis_mult__xdcDup__15 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_fp32_axis_mult_HD4450 |        187 |        137 |       0 |   50 |    415 |      0 |      0 |            2 |
|         U35                                                        |                                                     native_to_axis32__66 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                    |                                                     native_to_axis32__66 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                        |                                                 pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                    |                                                 pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                       axis_sync_flow__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                         |                                                           RQC__xdcDup__1 |       5711 |       5005 |       0 |  706 |  10632 |     25 |      3 |           20 |
|           (U4)                                                     |                                                           RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                              param_fifo_block__xdcDup__9 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U10                                                      |                             param_fifo_block__parameterized19__xdcDup__1 |         93 |         93 |       0 |    0 |    157 |      1 |      1 |            0 |
|           U11                                                      |                         t_axi4_stream32_fifo__parameterized84__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U13                                                      |                         t_axi4_stream32_fifo__parameterized86__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U14                                                      |                                             param_fifo_block__xdcDup__10 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U15                                                      |                             axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       3221 |       2892 |       0 |  329 |   5887 |     18 |      0 |           10 |
|           U16                                                      |                                               axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                              axis_fi32tofp32__parameterized26__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                              axis_fi32tofp32__parameterized28__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                              fp32_axis_sqroot__xdcDup__1 |        539 |        454 |       0 |   85 |    963 |      0 |      0 |            0 |
|           U3                                                       |                                               fp32_axis_mult__xdcDup__18 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U4                                                       |                         t_axi4_stream32_fifo__parameterized98__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                               axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                            fp32_axis_subtract__xdcDup__8 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U7                                                       |                                               fp32_axis_mult__xdcDup__19 |        198 |        149 |       0 |   49 |    435 |      0 |      0 |            2 |
|           U8                                                       |                                                 fp32_axis_add__xdcDup__7 |        293 |        247 |       0 |   46 |    577 |      0 |      0 |            2 |
|           U9                                                       |                                               fp32_axis_mult__xdcDup__20 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           Xi_fifo                                                  |                        t_axi4_stream32_fifo__parameterized100__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         U40                                                        |                                                 pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                    |                                                 pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                        |                                               axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                          axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                        |                                                  param16_fifo__xdcDup__1 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           blk_param_fifo0                                          |                                             param_fifo_block__xdcDup__11 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|         U49                                                        |                        t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                         t_axi4_stream32_sfifo_d64_HD6529 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                         |                                                           CFF__xdcDup__1 |       1398 |       1253 |       0 |  145 |   2531 |      3 |      2 |            2 |
|           (U5)                                                     |                                                           CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                             param_fifo_block__parameterized23__xdcDup__1 |         83 |         83 |       0 |    0 |    150 |      1 |      1 |            0 |
|           U14                                                      |                                             param_fifo_block__xdcDup__12 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U4                                                       |                        t_axi4_stream32_fifo__parameterized106__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U6                                                       |                                            fp32_axis_subtract__xdcDup__9 |        288 |        244 |       0 |   44 |    553 |      0 |      0 |            2 |
|           U9                                                       |                                              fp32_axis_divide__xdcDup__3 |        913 |        812 |       0 |  101 |   1624 |      0 |      0 |            0 |
|         U55                                                        |                                                           gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                               axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                     |                                               axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis32_fanout2_HD17338 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                               axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                     |                                               axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis32_fanout2_HD17341 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                              fp32_axis_divide__xdcDup__4 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           (U9)                                                     |                                              fp32_axis_divide__xdcDup__4 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                       |                                              ip_fp32_axis_divide_HD16150 |        921 |        808 |       0 |  113 |   1643 |      0 |      0 |            0 |
|         data_fifo                                                  |                        t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                         t_axi4_stream32_sfifo_d64_HD6561 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                           |                                                         calibration_core |      21908 |      19260 |       0 | 2648 |  40751 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_1)                                       |                                                         calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                      FCC |        983 |        816 |       0 |  167 |   1931 |      3 |      3 |            6 |
|           (U1)                                                     |                                                                      FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                               fp32_axis_mult__xdcDup__21 |        185 |        139 |       0 |   46 |    391 |      0 |      0 |            2 |
|           U14                                                      |                                             param_fifo_block__xdcDup__13 |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U2                                                       |                                               fp32_axis_mult__xdcDup__22 |        184 |        138 |       0 |   46 |    391 |      0 |      0 |            2 |
|           U3                                                       |                                               fp32_axis_mult__xdcDup__23 |        182 |        136 |       0 |   46 |    381 |      0 |      0 |            2 |
|           U4                                                       |                                    t_axi4_stream32_fifo__parameterized12 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                       |                                                    native_to_axis32__100 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                       |                                         param_fifo_block__parameterized1 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U7                                                       |                                               axis_fi32tofp32__xdcDup__3 |        219 |        190 |       0 |   29 |    365 |      0 |      0 |            0 |
|         U10                                                        |                                                           axis32_hole__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                        |                                                           axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                          axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis_fi32tofp32_HD8097 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                        |                                                         ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                    |                                                         ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                    ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                       |                                                     native_to_axis32__57 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                     native_to_axis32__58 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                       |                                                     native_to_axis32__59 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                       |                                                     native_to_axis32__60 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                       |                                                     native_to_axis32__61 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                       |                                                     native_to_axis32__62 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                       |                                                          native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                        |                                                          axis_fi32tofp32 |        219 |        192 |       0 |   27 |    373 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis_fi32tofp32_HD8032 |        219 |        192 |       0 |   27 |    373 |      0 |      0 |            0 |
|         U15                                                        |                                                     t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           (U15)                                                    |                                                     t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                  |                                                t_axi4_stream16_sfifo_d16 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|         U16                                                        |                                         param_fifo_block__parameterized3 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           (U16)                                                    |                                         param_fifo_block__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                     native_to_axis32__97 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                                       |                                    t_axi4_stream32_fifo__parameterized16 |         61 |         61 |       0 |    0 |     86 |      1 |      1 |            0 |
|           U6                                                       |                                                           sync_reset__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                               |                                                fwft_sfifo_w32_d16_HD4906 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                        |                                               axis16_reg_wrap__xdcDup__3 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                     ip_axis16_reg_HD9368 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                        |                                                          axis16_reg_wrap |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                       |                                                            ip_axis16_reg |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|         U19                                                        |                                                      t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U19)                                                    |                                                      t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst                 |                                               t_axi4_stream8_sfifo_d2048 |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|         U2                                                         |                                                                      FSU |       3742 |       3241 |       0 |  501 |   7013 |     10 |      7 |           14 |
|           U1                                                       |                                           fp32_axis_subtract__xdcDup__10 |        286 |        243 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U10                                                      |                                    t_axi4_stream32_fifo__parameterized18 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U11                                                      |                                             param_fifo_block__xdcDup__14 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U12                                                      |                                             param_fifo_block__xdcDup__15 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U13                                                      |                                         param_fifo_block__parameterized7 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U14                                                      |                                                 fp32_axis_add__xdcDup__8 |        282 |        239 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U15                                                      |                                          axis_fi32tofp32__parameterized4 |        167 |        138 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                      |                                          axis_fi32tofp32__parameterized6 |        218 |        189 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                      |                                                 fp32_axis_add__xdcDup__9 |        281 |        239 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U19                                                      |                                               fp32_axis_mult__xdcDup__24 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U2                                                       |                                    t_axi4_stream32_fifo__parameterized22 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U22                                                      |                                               fp32_axis_mult__xdcDup__25 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U24                                                      |                                               fp32_axis_mult__xdcDup__26 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U25                                                      |                                          axis_fi32tofp32__parameterized8 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                       |                                              fp32_axis_divide__xdcDup__5 |        912 |        809 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           U4                                                       |                                               fp32_axis_mult__xdcDup__27 |        185 |        140 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U5                                                       |                                    t_axi4_stream32_fifo__parameterized24 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U6                                                       |                                             param_fifo_block__xdcDup__16 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U7                                                       |                                        param_fifo_block__parameterized10 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U8                                                       |                                    t_axi4_stream32_fifo__parameterized28 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U9                                                       |                                    t_axi4_stream32_fifo__parameterized30 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|         U20                                                        |                                                           pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                    |                                                           pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                        axis_sync_flow__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                        |                                               axis_fp32tofi32__xdcDup__4 |        199 |        193 |       0 |    6 |    310 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                          axis_fp32tofi32round__xdcDup__8 |        199 |        193 |       0 |    6 |    310 |      0 |      0 |            0 |
|         U23                                                        |                                                           axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (U23)                                                    |                                                           axis_fi32tou16 |         29 |         29 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                        |                                                        pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                    |                                                        pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                        |                                                              axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                        |                                               axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis32_fanout2_HD17293 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                        |                                                            axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                    |                                                            axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                               axis_fp32tofi32__xdcDup__5 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                          axis_fp32tofi32round__xdcDup__9 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|         U3                                                         |                                                                      NLC |       7673 |       6733 |       0 |  940 |  14378 |     32 |      6 |           28 |
|           (U3)                                                     |                                                                      NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                               |                                             param_fifo_block__xdcDup__17 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           POW2_M_EXP                                               |                                             param_fifo_block__xdcDup__18 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           RANGE_OFF                                                |                                        param_fifo_block__parameterized14 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U1                                                       |                                           fp32_axis_subtract__xdcDup__11 |        286 |        243 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U10                                                      |                                               fp32_axis_mult__xdcDup__28 |        188 |        143 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U11                                                      |                                    t_axi4_stream32_fifo__parameterized34 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U12                                                      |                                    t_axi4_stream32_fifo__parameterized36 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U13                                                      |                                    t_axi4_stream32_fifo__parameterized38 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U14                                                      |                                             param_fifo_block__xdcDup__19 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U15                                                      |                                                        axis_lut_X_to_ADD |       3216 |       2890 |       0 |  326 |   5874 |     18 |      0 |           10 |
|           U16                                                      |                                               axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                                         axis_fi32tofp32__parameterized16 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                                         axis_fi32tofp32__parameterized18 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                fp32_axis_add__xdcDup__11 |        280 |        239 |       0 |   41 |    557 |      0 |      0 |            2 |
|           U22                                                      |                                                      pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U23                                                      |                                               fp32_axis_mult__xdcDup__31 |        186 |        141 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U26                                                      |                                               fp32_axis_mult__xdcDup__32 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U27                                                      |                                               fp32_axis_mult__xdcDup__33 |        187 |        141 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U3                                                       |                                              fp32_axis_divide__xdcDup__6 |        911 |        808 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           U4                                                       |                                    t_axi4_stream32_fifo__parameterized74 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                               axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                           fp32_axis_subtract__xdcDup__14 |        282 |        239 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U7                                                       |                                                fp32_axis_add__xdcDup__12 |        283 |        241 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U8                                                       |                                               fp32_axis_mult__xdcDup__34 |        185 |        140 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U9                                                       |                                    t_axi4_stream32_fifo__parameterized76 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           Xi_fifo                                                  |                                    t_axi4_stream32_fifo__parameterized78 |         52 |         52 |       0 |    0 |     78 |      1 |      0 |            0 |
|           data_fifo                                                |                                    t_axi4_stream32_fifo__parameterized80 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                         |                                         axis_fi32tofp32__parameterized20 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                          |                                             param_fifo_block__xdcDup__20 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           range_fixtofp32                                          |                                         axis_fi32tofp32__parameterized22 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                        |                                           axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                    |                                           axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                        |                                                           pixel_bad_repl |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U31)                                                    |                                                           pixel_bad_repl |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                        |                                               fp32_axis_mult__xdcDup__35 |        180 |        136 |       0 |   44 |    395 |      0 |      0 |            2 |
|           (U34)                                                    |                                               fp32_axis_mult__xdcDup__35 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_fp32_axis_mult_HD2870 |        176 |        132 |       0 |   44 |    395 |      0 |      0 |            2 |
|         U35                                                        |                                                    native_to_axis32__107 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                    |                                                    native_to_axis32__107 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                        |                                                    pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                    |                                                    pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                        axis_sync_flow__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                         |                                                                      RQC |       5665 |       4975 |       0 |  690 |  10566 |     25 |      3 |           20 |
|           (U4)                                                     |                                                                      RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                             param_fifo_block__xdcDup__21 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U10                                                      |                                        param_fifo_block__parameterized19 |         93 |         93 |       0 |    0 |    156 |      1 |      1 |            0 |
|           U11                                                      |                                    t_axi4_stream32_fifo__parameterized84 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U13                                                      |                                    t_axi4_stream32_fifo__parameterized86 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U14                                                      |                                             param_fifo_block__xdcDup__22 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U15                                                      |                                        axis_lut_X_to_ADD__parameterized1 |       3217 |       2889 |       0 |  328 |   5879 |     18 |      0 |           10 |
|           U16                                                      |                                               axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                                         axis_fi32tofp32__parameterized26 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                                         axis_fi32tofp32__parameterized28 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                         fp32_axis_sqroot |        535 |        452 |       0 |   83 |    960 |      0 |      0 |            0 |
|           U3                                                       |                                               fp32_axis_mult__xdcDup__38 |        185 |        140 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U4                                                       |                                    t_axi4_stream32_fifo__parameterized98 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                               axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                           fp32_axis_subtract__xdcDup__17 |        285 |        242 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U7                                                       |                                               fp32_axis_mult__xdcDup__39 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U8                                                       |                                                            fp32_axis_add |        282 |        240 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U9                                                       |                                                           fp32_axis_mult |        185 |        140 |       0 |   45 |    415 |      0 |      0 |            2 |
|           Xi_fifo                                                  |                                   t_axi4_stream32_fifo__parameterized100 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         U40                                                        |                                                    pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                    |                                                    pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                        |                                                          axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                                     axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                        |                                                             param16_fifo |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           blk_param_fifo0                                          |                                             param_fifo_block__xdcDup__23 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|         U49                                                        |                                   t_axi4_stream32_fifo__parameterized102 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                         t_axi4_stream32_sfifo_d64_HD5889 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                         |                                                                      CFF |       1373 |       1239 |       0 |  134 |   2489 |      3 |      2 |            2 |
|           (U5)                                                     |                                                                      CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                        param_fifo_block__parameterized23 |         84 |         84 |       0 |    0 |    149 |      1 |      1 |            0 |
|           U14                                                      |                                                         param_fifo_block |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U4                                                       |                                   t_axi4_stream32_fifo__parameterized106 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U6                                                       |                                                       fp32_axis_subtract |        280 |        237 |       0 |   43 |    537 |      0 |      0 |            2 |
|           U9                                                       |                                              fp32_axis_divide__xdcDup__7 |        895 |        804 |       0 |   91 |   1600 |      0 |      0 |            0 |
|         U55                                                        |                                                           gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                               axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                     |                                               axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis32_fanout2_HD17296 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                           axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                     |                                                           axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_axis32_fanout2_HD17290 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                         fp32_axis_divide |        912 |        809 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           (U9)                                                     |                                                         fp32_axis_divide |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                              ip_fp32_axis_divide_HD15218 |        904 |        801 |       0 |  103 |   1624 |      0 |      0 |            0 |
|         data_fifo                                                  |                                   t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                         t_axi4_stream32_sfifo_d64_HD5921 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|       gen_cal_2ch.U16                                              |                                                     axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                  ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                      ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U20                                              |                                  t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         92 |         92 |       0 |    0 |    181 |      1 |      0 |            0 |
|         (gen_cal_2ch.U20)                                          |                                  t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr32_rd64_d1024_async.fwft_afifo_wr34_rd68_d1024_inst |                                       fwft_afifo_wr34_rd68_d1024_HD17813 |         88 |         88 |       0 |    0 |    180 |      1 |      0 |            0 |
|           U0                                                       |                fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_1_2_HD17814 |         88 |         88 |       0 |    0 |    180 |      1 |      0 |            0 |
|       gen_cal_2ch.U23                                              |                                         axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                         ip_axis16_combine_axis32_HD17867 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                     |                ip_axis16_combine_axis32_axis_combiner_v1_1_9_top_HD17868 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U4                                               |                                             t_axi4_stream_wr32_rd64_fifo |         92 |         92 |       0 |    0 |    181 |      1 |      0 |            0 |
|         (gen_cal_2ch.U4)                                           |                                             t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr32_rd64_d1024_async.fwft_afifo_wr34_rd68_d1024_inst |                                               fwft_afifo_wr34_rd68_d1024 |         88 |         88 |       0 |    0 |    180 |      1 |      0 |            0 |
|           U0                                                       |                        fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_1_2 |         88 |         88 |       0 |    0 |    180 |      1 |      0 |            0 |
|       gen_cal_2ch.U5                                               |                                                      axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                   ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                        ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                               |                                                    axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                 ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                     |                        ip_axis16_combine_axis32_axis_combiner_v1_1_9_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U9                                               |                                             t_axi4_stream_wr64_rd32_fifo |         51 |         51 |       0 |    0 |    115 |      1 |      0 |            0 |
|         (gen_cal_2ch.U9)                                           |                                             t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d16_async.fwft_afifo_wr68_rd34_d16_inst     |                                                 fwft_afifo_wr68_rd34_d16 |         47 |         47 |       0 |    0 |    114 |      1 |      0 |            0 |
|           U0                                                       |                          fwft_afifo_wr68_rd34_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |    114 |      1 |      0 |            0 |
|     EHDRI                                                          |                                                           EHDRI_toplevel |        162 |        162 |       0 |    0 |    263 |      0 |      1 |            0 |
|       (EHDRI)                                                      |                                                           EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                          ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                         |                                       ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                         |                                 ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                           |                                                         axil32_to_native |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         (U2)                                                       |                                                         axil32_to_native |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         sync_reset_inst                                            |                                                          sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                               ehdri_ctrl |         97 |         97 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                       |                                                               ehdri_ctrl |         97 |         97 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                 ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                                       |                                                                 ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                       |                                                       exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                   |                                                       exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                         exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                       |                                                         exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                         exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|         (U2)                                                       |                                                         exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|         U1A                                                        |                                                          sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                          double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                            |                                                                PWM_GEN_1 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                         |                                                                   gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                                |                                                                 PWM_CTRL |          8 |          8 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                            |                                                                 PWM_CTRL |          8 |          8 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                          sync_resetn__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                       |                                                             flagging_top |        241 |        241 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                   |                                                             flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                     flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                       |                                                     flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                         |                                                          sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                              flagging_SM |        186 |        186 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                       |                                                              flagging_SM |        185 |        185 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                         |                                                          gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                         |                                                          double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                          double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                          |                                                               Flash_intf |        551 |        551 |       0 |    0 |    448 |      8 |      0 |            0 |
|       U1                                                           |                                                               flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                           |                                                    axi_bram_ctrl_wrapper |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                      |                                                         ip_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|           U0                                                       |                                           ip_axi_bram_ctrl_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|       U4                                                           |                                            blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                       |                                            blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                                 |                                                 ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                       |                              ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                           |                                                             flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                           |                                                            flash_process |        269 |        269 |       0 |    0 |    197 |      0 |      0 |            0 |
|     GATING                                                         |                                                               gating_top |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                     |                                                               gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                       gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                       |                                                       gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                         |                                                          sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                gating_SM |        187 |        187 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                       |                                                                gating_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                         |                                                          gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                         |                                                          double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                          double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                         |                                                            hder_inserter |       1822 |       1822 |       0 |    0 |   4070 |      7 |     15 |            0 |
|       (HEADER)                                                     |                                                            hder_inserter |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                      hder_insert_mb_intf |        115 |        115 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                       |                                                      hder_insert_mb_intf |         76 |         76 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                        |                                                              err_sync__1 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__1 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                        |                                                              err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                        |                                                              err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                        |                                                              err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                        |                                                              err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                        |                                                              err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                        |                                                              err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                        |                                                              err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__8 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                        |                                                              err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                           gh_stretch__parameterized10__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                       gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U18                                                          |                                                      axis32_merge_axis64 |         42 |         42 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1                                                         |                                                   ip_axis32_merge_axis64 |         42 |         42 |       0 |    0 |    114 |      0 |      0 |            0 |
|           (U1)                                                     |                                                   ip_axis32_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     | ip_axis32_merge_axis64axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         42 |         42 |       0 |    0 |    114 |      0 |      0 |            0 |
|       U19                                                          |                                   t_axi4_stream32_fifo__parameterized110 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|         (U19)                                                      |                                   t_axi4_stream32_fifo__parameterized110 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst                |                                      t_axi4_stream32_sfifo_d2048_HD17554 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           U0                                                       |               t_axi4_stream32_sfifo_d2048_fifo_generator_v13_1_2_HD17555 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|       U2                                                           |                                                     t_axi4_stream64_fifo |         98 |         98 |       0 |    0 |    191 |      3 |      0 |            0 |
|         (U2)                                                       |                                                     t_axi4_stream64_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream64_afifo_d1024_inst                |                                              t_axi4_stream64_afifo_d1024 |         96 |         96 |       0 |    0 |    190 |      3 |      0 |            0 |
|           U0                                                       |                       t_axi4_stream64_afifo_d1024_fifo_generator_v13_1_2 |         96 |         96 |       0 |    0 |    190 |      3 |      0 |            0 |
|       U20                                                          |                                          t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U20)                                                      |                                          t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                        t_axi4_lite32_w_afifo_d16_HD17875 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD17876 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U22                                                          |                                          t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U22)                                                      |                                          t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                        t_axi4_lite32_w_afifo_d16_HD18019 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18020 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U24                                                          |                                          t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         (U24)                                                      |                                          t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                        t_axi4_lite32_w_afifo_d16_HD18163 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                       |                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18164 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U26                                                          |                                          t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                        t_axi4_lite32_w_afifo_d16_HD18307 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                       |                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18308 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U28                                                          |                                                       axis64_auto_sw_2_1 |         43 |         43 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U28)                                                      |                                                       axis64_auto_sw_2_1 |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                          t_axi4_lite32_w_fifo__xdcDup__5 |        146 |        146 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U3)                                                       |                                          t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                        t_axi4_lite32_w_afifo_d16_HD18451 |        144 |        144 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18452 |        144 |        144 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U4                                                           |                                                    hder_insert_sequencer |        335 |        335 |       0 |    0 |    271 |      0 |      1 |            0 |
|         (U4)                                                       |                                                    hder_insert_sequencer |        309 |        309 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U1A                                                        |                                                          sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                          double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 fwft_sfifo_w8_d16_HD1389 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                       |                          fwft_sfifo_w8_d16_fifo_generator_v13_1_2_HD1390 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                           |                                                             hder_reorder |         97 |         97 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                                       |                                                             hder_reorder |         96 |         96 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                      dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                                       |                                   dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                                           |                                          t_axi4_lite32_w_fifo__xdcDup__6 |        146 |        146 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U6)                                                       |                                          t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                        t_axi4_lite32_w_afifo_d16_HD18595 |        144 |        144 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18596 |        144 |        144 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U7                                                           |                                                     t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U7)                                                       |                                                     t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                                t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|     ICU                                                            |                                                             ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|       U1                                                           |                                                                 ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                       |                                                                 ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                        |                                                          sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                                   ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                                       |                                                                   ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                                        |                                                          sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                           |                                                             expb_irig_v2 |        563 |        562 |       0 |    1 |    714 |      0 |      0 |            0 |
|       (IRIG)                                                       |                                                             expb_irig_v2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                           |                                               irig_signal_conditioner_v2 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                       |                                               irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                            ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                     |                                                            ad747x_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                        |                                                    adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                    |                                                    adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                        adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                    |                                                        adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                         adc_sample_en_v2 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                                     |                                                         adc_sample_en_v2 |          8 |          8 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                  adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                     |                                                  adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                    channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                     |                                                    channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                             irig_mb_intf |         74 |         73 |       0 |    1 |    145 |      0 |      0 |            0 |
|         (U10)                                                      |                                                             irig_mb_intf |         73 |         72 |       0 |    1 |    141 |      0 |      0 |            0 |
|         E1                                                         |                                                          gh_edge_det__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                   irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                                       |                                                   irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                   irig_alphab_decoder_v2 |        129 |        129 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U1                                                         |                                                    irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                     |                                                    irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                       irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                     |                                                       irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                  irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                                     |                                                  irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                              irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                     |                                              irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                    irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                       |                                                    irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                       irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                       |                                                       irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                          double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                 irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                       |                                                 irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                        clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                         |                                        clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                           |                                                            irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                                       |                                                            irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                        clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                            |                                                              mgt_wrapper |       2993 |       2588 |      48 |  357 |   6666 |     11 |      0 |            0 |
|       (MGT)                                                        |                                                              mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       EXP_OUT_FIFO                                                 |                                     t_axi4_stream64_fifo__parameterized1 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                    |                                                t_axi4_stream64_afifo_d16 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|           U0                                                       |                         t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|       MGTS                                                         |                                                                mgt_block |       2620 |       2263 |       0 |  357 |   5902 |      8 |      0 |            0 |
|         (MGTS)                                                     |                                                                mgt_block |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                       |                                                                 MGT_CTRL |         89 |         89 |       0 |    0 |    227 |      0 |      0 |            0 |
|           (CTRL)                                                   |                                                                 MGT_CTRL |         88 |         88 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                                |                                       double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |            0 |
|           data_loopback_sync                                       |                                                       double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                        |                                                          double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                        |                                       double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                         |                                                          double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                                 |                                       double_sync_vector__parameterized3 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                          sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                      |                                       double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                       |                                                          double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                       |                                                                 data_mgt |        595 |        541 |       0 |   54 |   1319 |      1 |      0 |            0 |
|           inst                                                     |                                                   data_mgt_data_mgt_core |        595 |        541 |       0 |   54 |   1319 |      1 |      0 |            0 |
|         DATA_CLOCK                                                 |                                                    data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                               data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                                |                                               data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                          data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                           |                                             data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                        data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|         EXP                                                        |                                                                  exp_mgt |       1234 |        987 |       0 |  247 |   2597 |      2 |      0 |            0 |
|           inst                                                     |                                                     exp_mgt_exp_mgt_core |       1234 |        987 |       0 |  247 |   2597 |      2 |      0 |            0 |
|         EXP_COMMON                                                 |                                                exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                           exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                                         |                                            t_axi4_stream_wr64_rd128_fifo |         50 |         50 |       0 |    0 |    244 |      2 |      0 |            0 |
|           (U3)                                                     |                                            t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr32_rd64_d32_async.fwft_afifo_wr66_rd132_d32_inst  |                                                fwft_afifo_wr66_rd132_d32 |         47 |         47 |       0 |    0 |    244 |      2 |      0 |            0 |
|         U6                                                         |                                            t_axi4_stream_wr128_rd64_fifo |         50 |         50 |       0 |    0 |    179 |      2 |      0 |            0 |
|           (U6)                                                     |                                            t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr128_rd64_d32_sync.fwft_afifo_wr132_rd66_d16_inst  |                                                fwft_afifo_wr132_rd66_d16 |         47 |         47 |       0 |    0 |    179 |      2 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                          |                                                                video_mgt |        597 |        542 |       0 |   55 |   1319 |      1 |      0 |            0 |
|           inst                                                     |                                                 video_mgt_video_mgt_core |        597 |        542 |       0 |   55 |   1319 |      1 |      0 |            0 |
|       U1                                                           |                                                                 mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                           |                                                        mgt_stream_merger |        269 |        269 |       0 |    0 |    531 |      3 |      0 |            0 |
|         (U3)                                                       |                                                        mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                   |                             t_axi4_stream_wr64_rd64_fifo__parameterized7 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (EXP_FIFO)                                               |                             t_axi4_stream_wr64_rd64_fifo__parameterized7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                        fwft_afifo_wr66_rd66_d512_HD18794 |         87 |         87 |       0 |    0 |    177 |      1 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                               |                             t_axi4_stream_wr64_rd64_fifo__parameterized3 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                           |                             t_axi4_stream_wr64_rd64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                                fwft_afifo_wr66_rd66_d512 |         87 |         87 |       0 |    0 |    177 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                              |                             t_axi4_stream_wr64_rd64_fifo__parameterized5 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                          |                             t_axi4_stream_wr64_rd64_fifo__parameterized5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                        fwft_afifo_wr66_rd66_d512_HD18741 |         87 |         87 |       0 |    0 |    177 |      1 |      0 |            0 |
|     SFW_INTF                                                       |                                                                      SFW |        548 |        547 |       0 |    1 |    655 |      0 |      1 |            0 |
|       (SFW_INTF)                                                   |                                                                      SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                           SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                       |                                                           SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                             |                                                          double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                          sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                           trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                           |                                                               fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                       |                                                               fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                          |                                                          sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                                 SFW_Ctrl |         50 |         50 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                       |                                                                 SFW_Ctrl |         49 |         49 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                          sync_resetn__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                    axil32_addr_demux4__1 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                      axil32_to_native__4 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         (U5)                                                       |                                                      axil32_to_native__4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         sync_reset_inst                                            |                                                          sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                         sdp_ram_w32_d128 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                         |                                      sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                         |                                sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                           |                                                       SFW_ACQUISITION_SM |         45 |         44 |       0 |    1 |    111 |      0 |      0 |            0 |
|         (U8)                                                       |                                                       SFW_ACQUISITION_SM |         44 |         43 |       0 |    1 |    107 |      0 |      0 |            0 |
|         double_sync_gen                                            |                                                          double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                          sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                               |                                                          Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                           |                                                          Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                           |                                                              sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                           |                                                                 trig_gen |       2007 |       2007 |       0 |    0 |   1759 |      0 |      0 |            0 |
|       (TRIG)                                                       |                                                                 trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                     trig_gen_mblaze_intf |        655 |        655 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                       |                                                     trig_gen_mblaze_intf |        655 |        655 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                         |                                                          sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                           trig_gen_ctler |        347 |        347 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                         |                                                            trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                     |                                                            trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                     delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U3                                                       |                                                          sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                          min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U2                                                         |                                                      trig_gen_ctler_core |        162 |        162 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                     |                                                      trig_gen_ctler_core |        162 |        162 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                          |                                                          sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                          double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                            progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                     |                                                            progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                          double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                             trig_stamper |        164 |        164 |       0 |    0 |    260 |      0 |      0 |            0 |
|         U1                                                         |                                                              Clk_Divider |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                         |                                                          sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                       trig_stamper_ctler |        160 |        160 |       0 |    0 |    252 |      0 |      0 |            0 |
|           (U4)                                                     |                                                       trig_stamper_ctler |        154 |        154 |       0 |    0 |    238 |      0 |      0 |            0 |
|           E1                                                       |                                                           gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                                       |                                                           gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                       |                                                           gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                       |                                                           gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                       |                                                           gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                       |                                                           gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                       |                                                          double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                         trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                                       |                                                         trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                          double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                       |                                                          trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                   |                                                          trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                         |                                                       period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                          min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                    |                                                          min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                          min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                    |                                                          min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                          sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                          min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                          min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                          min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                     |                                                          min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                          min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                     |                                                          min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                          min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                     |                                                          min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                          min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                     |                                                          min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                          min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                     |                                                          min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                            |                                                       axil32_addr_demux4 |         93 |         93 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                             |                                                        Buffering_wrapper |       2204 |       2204 |       0 |    0 |   3128 |      4 |      1 |           14 |
|       U1                                                           |                                                           axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                        ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                                  ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                            axis64_sw_2_1__parameterized1 |        262 |        262 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                       |                                            axis64_sw_2_1__parameterized1 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                 axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                 axis64_img_boundaries__5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                              |                                                    axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                          |                                                    axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                                 |                                                            axis64_reg__8 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                             |                                                            axis64_reg__8 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                                 |                                                            axis64_reg__9 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                             |                                                            axis64_reg__9 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                              |                                                               axis64_reg |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                          |                                                               axis64_reg |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                          |                                                        axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                      |                                                        axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                          |                                                           axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                                      |                                                           axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                            axis64_sw_2_1__parameterized3 |        261 |        261 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                       |                                            axis64_sw_2_1__parameterized3 |         44 |         44 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                 axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                 axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                              |                                                 axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                          |                                                 axis64_img_boundaries__4 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                                 |                                                            axis64_reg__5 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                             |                                                            axis64_reg__5 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                                 |                                                            axis64_reg__6 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                             |                                                            axis64_reg__6 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                              |                                                            axis64_reg__7 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                          |                                                            axis64_reg__7 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                Buffering |       1397 |       1397 |       0 |    0 |   1764 |      4 |      1 |           14 |
|         (U4)                                                       |                                                                Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                   |                                                           Buffering_Ctrl |         69 |         69 |       0 |    0 |    419 |      0 |      0 |            0 |
|           (BUF_CTRL)                                               |                                                           Buffering_Ctrl |         62 |         62 |       0 |    0 |    395 |      0 |      0 |            0 |
|           U0A                                                      |                                                          sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                          double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                          double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                                Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                      |                                                          double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                      |                                                          double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                      |                                                          double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                      |                                                          double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                      |                                                               sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                        |                                                            BUFFERING_FSM |       1075 |       1075 |       0 |    0 |    912 |      0 |      0 |           14 |
|           (FSM)                                                    |                                                            BUFFERING_FSM |       1075 |       1075 |       0 |    0 |    908 |      0 |      0 |           14 |
|           WL_sync                                                  |                                                          double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                          |                                                          sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                       axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                    |                                                       axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                          sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                        |                                                         axis64_hole_sync |         92 |         92 |       0 |    0 |    175 |      0 |      0 |            0 |
|           (U16)                                                    |                                                         axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                            axis64_reg__4 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                            |                                                 axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                                         |                                                      axis16_merge_axis64 |         32 |         32 |       0 |    0 |     95 |      0 |      0 |            0 |
|           U1                                                       |                                                   ip_axis16_merge_axis64 |         32 |         32 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U27                                                        |                                                    axis64_hder_extractor |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|           (U27)                                                    |                                                    axis64_hder_extractor |         33 |         33 |       0 |    0 |     30 |      0 |      0 |            0 |
|           r0                                                       |                                                          sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                         buffer_table_ram |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                       |                                      buffer_table_ram_blk_mem_gen_v8_3_4 |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U7                                                         |                                                        shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                     t_axi4_stream64_fifo__parameterized3 |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|           (U8)                                                     |                                     t_axi4_stream64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_d128.t_axi4_stream64_sfifo_d128_inst                |                                               t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|       U5                                                           |                                            axis64_sw_1_2__parameterized1 |        251 |        251 |       0 |    0 |    482 |      0 |      0 |            0 |
|         (U5)                                                       |                                            axis64_sw_1_2__parameterized1 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                 axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                 axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                                     |                                                            axis64_reg__2 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg.S0)                                                 |                                                            axis64_reg__2 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                                     |                                                            axis64_reg__3 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           (reg.S1)                                                 |                                                            axis64_reg__3 |         87 |         87 |       0 |    0 |    167 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                                   |                                                            axis64_reg__1 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           (reg.S_in)                                               |                                                            axis64_reg__1 |         87 |         87 |       0 |    0 |    167 |      0 |      0 |            0 |
|           U0                                                       |                                                          sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                              moi_handler |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|         U10                                                        |                                                      moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                    |                                                      moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                          double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                             moi_flag_gen |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U6)                                                     |                                                             moi_flag_gen |         18 |         18 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                          double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                          gh_edge_det__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                          gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                             |                                                              axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U6                                                             |                                                               adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                             |                                                          adc_readout_top |        422 |        394 |      12 |   16 |    681 |      0 |      0 |            1 |
|       (U7)                                                         |                                                          adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                      adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                       |                                                      adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                             |                                                          double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                              adc_readout |        351 |        323 |      12 |   16 |    397 |      0 |      0 |            1 |
|         (U2)                                                       |                                                              adc_readout |        325 |        309 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                                         |                                                          sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                         |                                                          gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                   |                                                          double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                              |                                                            data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                     |                                                         gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                                 |                                                          double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                            ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                       |                                            ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                            ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                       |                                                            ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                            |                                                                 USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   CLINK                                                            |                                                       clink_receiver_3ch |       4640 |       4640 |       0 |    0 |   5126 |      0 |      0 |            0 |
|     (CLINK)                                                        |                                                       clink_receiver_3ch |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                                            |                                                       clink_deserializer |       1546 |       1546 |       0 |    0 |   1680 |      0 |      0 |            0 |
|       (CH0)                                                        |                                                       clink_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U2                                                |                                                             dcm_reset__1 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       ch_enabled.U27                                               |                                                       iserdes_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U29                                               |                                                       iserdes_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U3                                                |                                                        idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U32                                               |                                                       iserdes_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U35                                               |                                                       iserdes_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U4                                                |                                                        idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U73                                               |                                               clink_signals_validator__8 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                    high_duration_meas__8 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                    high_duration_meas__8 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                clink_validator_ctrler__8 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                clink_validator_ctrler__8 |        148 |        148 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       ch_enabled.U74                                               |                                                     clink_calibration__1 |        279 |        279 |       0 |    0 |    201 |      0 |      0 |            0 |
|         (ch_enabled.U74)                                           |                                                     clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                      clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                      clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                    clink_bitslip_ctrl__1 |         17 |         17 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U4)                                                     |                                                    clink_bitslip_ctrl__1 |         17 |         17 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       ch_enabled.U75                                               |                                                 clink_delay_validator__1 |       1100 |       1100 |       0 |    0 |   1273 |      0 |      0 |            0 |
|         U1                                                         |                                              clink_signals_validator__16 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__16 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__16 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                         |                                              clink_signals_validator__15 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__15 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__15 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                         |                                              clink_signals_validator__14 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__14 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__14 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                         |                                              clink_signals_validator__13 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__13 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__13 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                         |                                              clink_signals_validator__12 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__12 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__12 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                         |                                              clink_signals_validator__11 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__11 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__11 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                         |                                            clink_delay_validator_core__1 |         32 |         32 |       0 |    0 |     27 |      0 |      0 |            0 |
|           (U7)                                                     |                                            clink_delay_validator_core__1 |         32 |         32 |       0 |    0 |     25 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                              clink_signals_validator__10 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__10 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__10 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|       ch_enabled.U8                                                |                                                        idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U9                                                |                                                        idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.master_gen.U1                                     |                                                 clink_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                                            |                                       clink_deserializer__parameterized1 |       1544 |       1544 |       0 |    0 |   1680 |      0 |      0 |            0 |
|       (CH1)                                                        |                                       clink_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U2                                                |                                                             dcm_reset__2 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       ch_enabled.U27                                               |                                                       iserdes_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U29                                               |                                                       iserdes_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U3                                                |                                                        idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U32                                               |                                                       iserdes_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U35                                               |                                                       iserdes_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U4                                                |                                                        idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U73                                               |                                               clink_signals_validator__9 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                    high_duration_meas__9 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                    high_duration_meas__9 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                clink_validator_ctrler__9 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                clink_validator_ctrler__9 |        148 |        148 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       ch_enabled.U74                                               |                                                     clink_calibration__2 |        279 |        279 |       0 |    0 |    201 |      0 |      0 |            0 |
|         (ch_enabled.U74)                                           |                                                     clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                      clink_delay_ctrl__2 |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                      clink_delay_ctrl__2 |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                    clink_bitslip_ctrl__2 |         17 |         17 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U4)                                                     |                                                    clink_bitslip_ctrl__2 |         17 |         17 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       ch_enabled.U75                                               |                                                 clink_delay_validator__2 |       1098 |       1098 |       0 |    0 |   1273 |      0 |      0 |            0 |
|         U1                                                         |                                              clink_signals_validator__23 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__23 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__23 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                         |                                              clink_signals_validator__22 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__22 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__22 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                         |                                              clink_signals_validator__21 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__21 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__21 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                         |                                              clink_signals_validator__20 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__20 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__20 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                         |                                              clink_signals_validator__19 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__19 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__19 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                         |                                              clink_signals_validator__18 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__18 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__18 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                         |                                            clink_delay_validator_core__2 |         32 |         32 |       0 |    0 |     27 |      0 |      0 |            0 |
|           (U7)                                                     |                                            clink_delay_validator_core__2 |         32 |         32 |       0 |    0 |     25 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__379 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                              clink_signals_validator__17 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                   high_duration_meas__17 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                               clink_validator_ctrler__17 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|       ch_enabled.U8                                                |                                                        idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U9                                                |                                                        idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH2                                                            |                                       clink_deserializer__parameterized3 |       1543 |       1543 |       0 |    0 |   1680 |      0 |      0 |            0 |
|       (CH2)                                                        |                                       clink_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U2                                                |                                                                dcm_reset |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       ch_enabled.U27                                               |                                                       iserdes_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U29                                               |                                                      iserdes_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U3                                                |                                                        idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U32                                               |                                                      iserdes_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U35                                               |                                                          iserdes_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U4                                                |                                                       idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U73                                               |                                                  clink_signals_validator |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                       high_duration_meas |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       high_duration_meas |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                   clink_validator_ctrler |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                   clink_validator_ctrler |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       ch_enabled.U74                                               |                                                        clink_calibration |        279 |        279 |       0 |    0 |    201 |      0 |      0 |            0 |
|         (ch_enabled.U74)                                           |                                                        clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                         clink_delay_ctrl |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                         clink_delay_ctrl |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                       clink_bitslip_ctrl |         17 |         17 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U4)                                                     |                                                       clink_bitslip_ctrl |         17 |         17 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       ch_enabled.U75                                               |                                                    clink_delay_validator |       1098 |       1098 |       0 |    0 |   1273 |      0 |      0 |            0 |
|         U1                                                         |                                               clink_signals_validator__1 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__1 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__1 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                         |                                               clink_signals_validator__2 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__2 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__2 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                         |                                               clink_signals_validator__3 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__3 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__3 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                         |                                               clink_signals_validator__4 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__4 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__4 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                         |                                               clink_signals_validator__5 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__5 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__5 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                         |                                               clink_signals_validator__6 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__6 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__6 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                         |                                               clink_delay_validator_core |         32 |         32 |       0 |    0 |     27 |      0 |      0 |            0 |
|           (U7)                                                     |                                               clink_delay_validator_core |         32 |         32 |       0 |    0 |     25 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                               clink_signals_validator__7 |        153 |        153 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                       |                                                    high_duration_meas__7 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                       |                                                clink_validator_ctrler__7 |        148 |        148 |       0 |    0 |    160 |      0 |      0 |            0 |
|       ch_enabled.U8                                                |                                                       idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       ch_enabled.U9                                                |                                                           idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     DOUT_CTRL                                                      |                                                       clink_dout_ctrl_v2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|       DOUT_SCD.SCD                                                 |                                                   scd_clink_dout_ctrl_v2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|         (DOUT_SCD.SCD)                                             |                                                   scd_clink_dout_ctrl_v2 |          4 |          4 |       0 |    0 |     80 |      0 |      0 |            0 |
|         CH1_RESET.ch1_reset_sync                                   |                                                          sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         CH2_RESET.ch2_reset_sync                                   |                                                          sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         ch0_reset_sync                                             |                                                          sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|   FPA                                                              |                                                           scd_proxy_intf |       3450 |       3400 |      44 |    6 |   6889 |      1 |     11 |            2 |
|     (FPA)                                                          |                                                           scd_proxy_intf |          4 |          4 |       0 |    0 |     80 |      0 |      0 |            0 |
|     U1                                                             |                                                      fpa_trig_controller |        159 |        159 |       0 |    0 |    110 |      0 |      0 |            0 |
|       (U1)                                                         |                                                      fpa_trig_controller |        159 |        159 |       0 |    0 |    100 |      0 |      0 |            0 |
|       U1A                                                          |                                                               sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                          double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                          double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                          |                                                          double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                          |                                                              double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                            |                                                         scd_io_interface |         34 |         34 |       0 |    0 |     57 |      0 |      0 |            0 |
|       (U19)                                                        |                                                         scd_io_interface |         34 |         34 |       0 |    0 |     55 |      0 |      0 |            0 |
|       U1                                                           |                                                          sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                             |                                                       fpa_intf_sequencer |         25 |         25 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (U2)                                                         |                                                       fpa_intf_sequencer |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U1A                                                          |                                                          sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                          double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                          double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                            |                                                   fpa_trig_precontroller |         42 |         42 |       0 |    0 |     52 |      0 |      0 |            0 |
|       (U21)                                                        |                                                   fpa_trig_precontroller |         20 |         20 |       0 |    0 |     18 |      0 |      0 |            0 |
|       U0A                                                          |                                              gh_stretch__parameterized12 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U0B                                                          |                                              gh_stretch__parameterized14 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                          |                                                          sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                          double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                          double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                          |                                                          double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U25                                                            |                                                      frm_in_progress_gen |         22 |         22 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U25)                                                        |                                                      frm_in_progress_gen |         22 |         22 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                           |                                                          sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                          double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                                            |                                                      fpa_watchdog_module |        271 |        270 |       0 |    1 |    527 |      0 |      0 |            0 |
|       (U26)                                                        |                                                      fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                          edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                       |                                                          edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                          edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                      |                                                          edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                          edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                       |                                                          edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                          |                                                          double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                          |                                                          double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                          edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                       |                                                          edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                     fpa_data_cnt_min_max |         46 |         45 |       0 |    1 |    138 |      0 |      0 |            0 |
|         U1                                                         |                                                             fpa_data_cnt |          6 |          5 |       0 |    1 |     42 |      0 |      0 |            0 |
|           (U1)                                                     |                                                             fpa_data_cnt |          6 |          5 |       0 |    1 |     40 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                         fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                     |                                                         fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                             edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                       |                                                             edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                               trig_delay |        105 |        105 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                       |                                                               trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                        delay_measurement |          7 |          7 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                     |                                                        delay_measurement |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                          gh_edge_det__18 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                       |                                                              gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                         |                                                          sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                             min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                             min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                           |                                                              trig_period |        103 |        103 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                       |                                                              trig_period |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                     |                                                          period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                          sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                         min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                         min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                          sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U4                                                             |                                                          scd_mblaze_intf |        207 |        207 |       0 |    0 |   1017 |      0 |      0 |            2 |
|       (U4)                                                         |                                                          scd_mblaze_intf |        207 |        207 |       0 |    0 |   1015 |      0 |      0 |            2 |
|       U1                                                           |                                                          sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                             |                                                            scd_hw_driver |        894 |        894 |       0 |    0 |   2081 |      0 |      4 |            0 |
|       U1                                                           |                                                          scd_prog_ctrler |        510 |        510 |       0 |    0 |   1550 |      0 |      0 |            0 |
|         (U1)                                                       |                                                          scd_prog_ctrler |        510 |        510 |       0 |    0 |   1548 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                        scd_serial_module |        264 |        264 |       0 |    0 |    338 |      0 |      1 |            0 |
|         (U2)                                                       |                                                        scd_serial_module |        228 |        228 |       0 |    0 |    281 |      0 |      0 |            0 |
|         U1A                                                        |                                                          sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                          double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                             sfifo_w8_d64 |         27 |         27 |       0 |    0 |     44 |      0 |      1 |            0 |
|           U0                                                       |                                      sfifo_w8_d64_fifo_generator_v13_1_2 |         27 |         27 |       0 |    0 |     44 |      0 |      1 |            0 |
|         U4                                                         |                                              Clk_Divider__parameterized1 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |            0 |
|       U3                                                           |                                                           dfpa_cfg_dpram |         12 |         12 |       0 |    0 |     46 |      0 |      1 |            0 |
|         (U3)                                                       |                                                           dfpa_cfg_dpram |         10 |         10 |       0 |    0 |     42 |      0 |      0 |            0 |
|         U1A                                                        |                                                          sync_reset__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                          sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                         tdp_ram_w8_d2048 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                      tdp_ram_w8_d2048_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U6                                                           |                                                       uart_block_tel2000 |        108 |        108 |       0 |    0 |    145 |      0 |      2 |            0 |
|         (U6)                                                       |                                                       uart_block_tel2000 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         FIFO_RX                                                    |                                                     sfifo_w8_d64_HD18848 |         29 |         29 |       0 |    0 |     44 |      0 |      1 |            0 |
|           U0                                                       |                              sfifo_w8_d64_fifo_generator_v13_1_2_HD18849 |         29 |         29 |       0 |    0 |     44 |      0 |      1 |            0 |
|         FIFO_TX                                                    |                                               sfifo_w8_d64_no_output_reg |         27 |         27 |       0 |    0 |     42 |      0 |      1 |            0 |
|           U0                                                       |                        sfifo_w8_d64_no_output_reg_fifo_generator_v13_1_2 |         27 |         27 |       0 |    0 |     42 |      0 |      1 |            0 |
|         UART                                                       |                                                                    UARTS |         52 |         52 |       0 |    0 |     59 |      0 |      0 |            0 |
|       U8                                                           |                                                          sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                             |                                                           fpa_status_gen |        304 |        304 |       0 |    0 |     75 |      0 |      0 |            0 |
|       (U6)                                                         |                                                           fpa_status_gen |        304 |        304 |       0 |    0 |     71 |      0 |      0 |            0 |
|       U1A                                                          |                                                          sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                          sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                             |                                                      dfpa_hardw_stat_gen |        249 |        247 |       0 |    2 |    236 |      0 |      0 |            0 |
|       (U7)                                                         |                                                      dfpa_hardw_stat_gen |          3 |          3 |       0 |    0 |     22 |      0 |      0 |            0 |
|       U1                                                           |                                                          sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                            signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|       U2                                                           |                                                            brd_id_reader |        233 |        233 |       0 |    0 |    200 |      0 |      0 |            0 |
|         (U2)                                                       |                                                            brd_id_reader |        192 |        192 |       0 |    0 |    169 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                              Clk_Divider__parameterized3 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |            0 |
|     U8                                                             |                                     t_axi4_stream64_fifo__parameterized5 |         90 |         90 |       0 |    0 |    178 |      1 |      1 |            0 |
|       (U8)                                                         |                                     t_axi4_stream64_fifo__parameterized5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d512.t_axi4_stream64_afifo_d512_inst                    |                                               t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         U0                                                         |                        t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           inst_fifo_gen                                            |                  t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_synth |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|     U9                                                             |                                                            scd_data_ctrl |       1087 |       1040 |      44 |    3 |   2216 |      0 |      6 |            0 |
|       (U9)                                                         |                                                            scd_data_ctrl |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                        scd_diag_data_gen |        365 |        365 |       0 |    0 |    347 |      0 |      0 |            0 |
|         (U1)                                                       |                                                        scd_diag_data_gen |        168 |        168 |       0 |    0 |    129 |      0 |      0 |            0 |
|         CH3_INPUT.U3                                               |                                                     fpa_diag_line_gen__3 |         41 |         41 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (CH3_INPUT.U3)                                           |                                                     fpa_diag_line_gen__3 |         41 |         41 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         CH3_INPUT.U4                                               |                                                        fpa_diag_line_gen |         42 |         42 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (CH3_INPUT.U4)                                           |                                                        fpa_diag_line_gen |         42 |         42 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0                                                         |                                                          sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                     fpa_diag_line_gen__1 |         41 |         41 |       0 |    0 |     48 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     fpa_diag_line_gen__1 |         41 |         41 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                     fpa_diag_line_gen__2 |         43 |         43 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U2)                                                     |                                                     fpa_diag_line_gen__2 |         43 |         43 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                                       |                                                          sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                              Clk_Divider__parameterized5 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|       U11                                                          |                                                       scd_fifo_writer__1 |         28 |         28 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U11)                                                      |                                                       scd_fifo_writer__1 |         28 |         28 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U12                                                          |                                                       scd_fifo_writer__2 |         30 |         30 |       0 |    0 |     60 |      0 |      0 |            0 |
|         (U12)                                                      |                                                       scd_fifo_writer__2 |         30 |         30 |       0 |    0 |     58 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                       scd_fifo_writer__3 |         30 |         30 |       0 |    0 |     76 |      0 |      0 |            0 |
|         (U2)                                                       |                                                       scd_fifo_writer__3 |         30 |         30 |       0 |    0 |     74 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                       scd_fifo_writer__4 |         30 |         30 |       0 |    0 |     76 |      0 |      0 |            0 |
|         (U3)                                                       |                                                       scd_fifo_writer__4 |         30 |         30 |       0 |    0 |     74 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                       scd_fifo_writer__5 |         28 |         28 |       0 |    0 |     72 |      0 |      0 |            0 |
|         (U4)                                                       |                                                       scd_fifo_writer__5 |         28 |         28 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                          scd_fifo_writer |         28 |         28 |       0 |    0 |     72 |      0 |      0 |            0 |
|         (U5)                                                       |                                                          scd_fifo_writer |         28 |         28 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U1                                                         |                                                          sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                      scd_data_dispatcher |        546 |        499 |      44 |    3 |   1457 |      0 |      6 |            0 |
|         (U6)                                                       |                                                      scd_data_dispatcher |        169 |        166 |       0 |    3 |    579 |      0 |      0 |            0 |
|         CH3_INPUTS.U3C                                             |                                                       fwft_afifo_w28_d16 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|           U0                                                       |                                fwft_afifo_w28_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|         CH3_INPUTS.U4C                                             |                                               fwft_afifo_w28_d16_HD18873 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD18874 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|         U0                                                         |                                                          sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                        |                                                          double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                          double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                          double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3A                                                        |                                               fwft_afifo_w28_d16_HD18923 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD18924 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|         U3B                                                        |                                               fwft_afifo_w28_d16_HD18973 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD18974 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|         U4A                                                        |                                               fwft_afifo_w28_d16_HD19023 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD19024 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|         U4B                                                        |                                               fwft_afifo_w28_d16_HD19073 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD19074 |         47 |         47 |       0 |    0 |    113 |      0 |      1 |            0 |
|         U5                                                         |                                                       fwft_sfifo_w65_d16 |         69 |         25 |      44 |    0 |    159 |      0 |      0 |            0 |
|           U0                                                       |                                fwft_sfifo_w65_d16_fifo_generator_v13_1_2 |         69 |         25 |      44 |    0 |    159 |      0 |      0 |            0 |
|         U6                                                         |                                                        fwft_sfifo_w3_d16 |         26 |         26 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U0                                                       |                                 fwft_sfifo_w3_d16_fifo_generator_v13_1_2 |         26 |         26 |       0 |    0 |     33 |      0 |      0 |            0 |
|     g0.U32                                                         |                                                       scd_proxy_cropping |         62 |         62 |       0 |    0 |    210 |      0 |      0 |            0 |
|       (g0.U32)                                                     |                                                       scd_proxy_cropping |         62 |         62 |       0 |    0 |    208 |      0 |      0 |            0 |
|       U1                                                           |                                                          sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
+--------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


