INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:21:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 buffer47/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer58/fifo/Memory_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 1.296ns (16.400%)  route 6.606ns (83.600%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2448, unset)         0.508     0.508    buffer47/clk
    SLICE_X51Y93         FDRE                                         r  buffer47/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer47/outs_reg[1]/Q
                         net (fo=9, routed)           0.600     1.324    buffer47/control/Q[1]
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.053     1.377 f  buffer47/control/outputValid_i_4__7/O
                         net (fo=31, routed)          0.828     2.206    buffer78/fifo/Memory_reg[0][0]_3
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.140     2.346 f  buffer78/fifo/transmitValue_i_7__5/O
                         net (fo=4, routed)           0.171     2.517    buffer78/fifo/Empty_reg_1
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.132     2.649 f  buffer78/fifo/transmitValue_i_4__21/O
                         net (fo=9, routed)           0.180     2.829    control_merge0/tehb/control/fullReg_reg_5
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.043     2.872 f  control_merge0/tehb/control/fullReg_i_2__28/O
                         net (fo=3, routed)           0.388     3.260    control_merge0/tehb/control/fullReg_reg_1
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.051     3.311 f  control_merge0/tehb/control/transmitValue_i_2__75/O
                         net (fo=12, routed)          0.482     3.793    buffer78/fifo/fullReg_reg_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.132     3.925 r  buffer78/fifo/fullReg_i_2__21/O
                         net (fo=5, routed)           0.181     4.106    control_merge2/tehb/control/outs_reg[4]
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.043     4.149 r  control_merge2/tehb/control/outs[4]_i_5/O
                         net (fo=21, routed)          0.579     4.728    buffer35/fifo/Memory_reg[0][0]_1
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.048     4.776 r  buffer35/fifo/tmp_storeEn_INST_0_i_9/O
                         net (fo=1, routed)           0.223     4.999    buffer35/fifo/tmp_storeEn_INST_0_i_9_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I4_O)        0.129     5.128 f  buffer35/fifo/tmp_storeEn_INST_0_i_3/O
                         net (fo=20, routed)          0.702     5.830    buffer55/fifo/tmp_storeEn
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.043     5.873 r  buffer55/fifo/tmp_storeEn_INST_0_i_1/O
                         net (fo=2, routed)           0.547     6.420    control_merge1/tehb/control/gate1_outs_valid
    SLICE_X44Y96         LUT5 (Prop_lut5_I4_O)        0.048     6.468 r  control_merge1/tehb/control/tmp_storeAddr[6]_INST_0_i_2/O
                         net (fo=49, routed)          0.322     6.790    fork11/generateBlocks[0].regblock/store1_addrOut_ready
    SLICE_X46Y102        LUT6 (Prop_lut6_I5_O)        0.132     6.922 r  fork11/generateBlocks[0].regblock/join_inputs//i___4/O
                         net (fo=8, routed)           0.623     7.544    buffer58/fifo/buffer58_outs_ready
    SLICE_X52Y98         LUT6 (Prop_lut6_I4_O)        0.043     7.587 r  buffer58/fifo/Tail[2]_i_2__7/O
                         net (fo=9, routed)           0.412     7.999    buffer58/fifo/WriteEn8_out
    SLICE_X56Y96         LUT4 (Prop_lut4_I3_O)        0.043     8.042 r  buffer58/fifo/Memory[0][5]_i_1__1/O
                         net (fo=5, routed)           0.368     8.410    buffer58/fifo/Memory[0]_3
    SLICE_X53Y96         FDRE                                         r  buffer58/fifo/Memory_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2448, unset)         0.483    14.683    buffer58/fifo/clk
    SLICE_X53Y96         FDRE                                         r  buffer58/fifo/Memory_reg[0][3]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.194    14.453    buffer58/fifo/Memory_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.043    




