Fitter report for AP9
Fri Dec 02 11:50:10 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Interconnect Usage Summary
 26. Other Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+-------------------------------------+-------------------------------------------------+
; Fitter Status                       ; Successful - Fri Dec 02 11:50:09 2016           ;
; Quartus II 32-bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; AP9                                             ;
; Top-level Entity Name               ; AP9                                             ;
; Family                              ; Cyclone V                                       ;
; Device                              ; 5CEBA4F23C7                                     ;
; Timing Models                       ; Final                                           ;
; Logic utilization (in ALMs)         ; 1,380 / 18,480 ( 7 % )                          ;
; Total registers                     ; 507                                             ;
; Total pins                          ; 26 / 224 ( 12 % )                               ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 436,288 / 3,153,920 ( 14 % )                    ;
; Total DSP Blocks                    ; 0 / 66 ( 0 % )                                  ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0 / 4 ( 0 % )                                   ;
; Total DLLs                          ; 0 / 4 ( 0 % )                                   ;
+-------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7                           ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; VGA_VS   ; Missing drive strength and slew rate ;
; VGA_HS   ; Missing drive strength and slew rate ;
; LEDR[8]  ; Missing drive strength and slew rate ;
; VGA_B[3] ; Missing drive strength and slew rate ;
; VGA_B[2] ; Missing drive strength and slew rate ;
; VGA_B[1] ; Missing drive strength and slew rate ;
; VGA_B[0] ; Missing drive strength and slew rate ;
; VGA_G[3] ; Missing drive strength and slew rate ;
; VGA_G[2] ; Missing drive strength and slew rate ;
; VGA_G[1] ; Missing drive strength and slew rate ;
; VGA_G[0] ; Missing drive strength and slew rate ;
; VGA_R[3] ; Missing drive strength and slew rate ;
; VGA_R[2] ; Missing drive strength and slew rate ;
; VGA_R[1] ; Missing drive strength and slew rate ;
; VGA_R[0] ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                               ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                             ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                              ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                              ;                  ;                       ;
; KEY[0]~inputCLKENA0                                                                                                ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                              ;                  ;                       ;
; PS2_CLK~inputCLKENA0                                                                                               ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                              ;                  ;                       ;
; inst5~CLKENA0                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                              ;                  ;                       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~CLKENA0                                                             ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                              ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[0]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[2]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[2]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[3]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[3]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[4]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[4]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[5]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[5]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[7]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[7]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[8]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[8]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[9]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[9]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[0]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[1]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[1]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[3]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[3]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[7]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[7]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[8]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[8]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[9]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[9]~DUPLICATE                                                                                 ;                  ;                       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|out_address_reg_a[0] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|out_address_reg_a[0]~DUPLICATE ;                  ;                       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|out_address_reg_a[1] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|out_address_reg_a[1]~DUPLICATE ;                  ;                       ;
; clk_div:inst25|count_1Khz[0]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_1Khz[0]~DUPLICATE                                                                                       ;                  ;                       ;
; clk_div:inst25|count_1Khz[1]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_1Khz[1]~DUPLICATE                                                                                       ;                  ;                       ;
; clk_div:inst25|count_1Khz[2]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_1Khz[2]~DUPLICATE                                                                                       ;                  ;                       ;
; clk_div:inst25|count_1Mhz[4]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_1Mhz[4]~DUPLICATE                                                                                       ;                  ;                       ;
; clk_div:inst25|count_1hz[1]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_1hz[1]~DUPLICATE                                                                                        ;                  ;                       ;
; clk_div:inst25|count_10hz[0]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_10hz[0]~DUPLICATE                                                                                       ;                  ;                       ;
; clk_div:inst25|count_10hz[1]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_10hz[1]~DUPLICATE                                                                                       ;                  ;                       ;
; clk_div:inst25|count_100Khz[0]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_100Khz[0]~DUPLICATE                                                                                     ;                  ;                       ;
; clk_div:inst25|count_100Khz[1]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_100Khz[1]~DUPLICATE                                                                                     ;                  ;                       ;
; clk_div:inst25|count_100Khz[2]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_100Khz[2]~DUPLICATE                                                                                     ;                  ;                       ;
; clk_div:inst25|count_100hz[0]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_100hz[0]~DUPLICATE                                                                                      ;                  ;                       ;
; clk_div:inst25|count_100hz[1]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_100hz[1]~DUPLICATE                                                                                      ;                  ;                       ;
; clk_div:inst25|count_100hz[2]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; clk_div:inst25|count_100hz[2]~DUPLICATE                                                                                      ;                  ;                       ;
; snake:inst10|INDICE[1]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[1]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[2]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[2]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[3]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[3]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[4]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[4]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[5]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[5]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[8]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[8]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[9]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[9]~DUPLICATE                                                                                             ;                  ;                       ;
; snake:inst10|INDICE[10]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|INDICE[10]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[3]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[3]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[5]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[5]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[6]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[6]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[7]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[7]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[8]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[8]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[9]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[9]~DUPLICATE                                                                                            ;                  ;                       ;
; snake:inst10|vga_pos[10]                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; snake:inst10|vga_pos[10]~DUPLICATE                                                                                           ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Location     ;                ;              ; CLOCK2_50     ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK3_50     ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK4_50     ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]  ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10] ; PIN_U8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11] ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12] ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]  ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]  ; PIN_U11       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]  ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]  ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]  ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]  ; PIN_P12       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]  ; PIN_P7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]  ; PIN_P8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]  ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]    ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]    ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N    ; PIN_V6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE      ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK      ; PIN_AB11      ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N     ; PIN_U6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]    ; PIN_Y9        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]   ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]   ; PIN_AA7       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]   ; PIN_V10       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]   ; PIN_V9        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]   ; PIN_U10       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]   ; PIN_T9        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]    ; PIN_T10       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]    ; PIN_R9        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]    ; PIN_Y11       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]    ; PIN_R10       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]    ; PIN_R11       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]    ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]    ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]    ; PIN_AA9       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]    ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM     ; PIN_U12       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N    ; PIN_AB6       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM     ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N     ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[0]     ; PIN_N16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[10]    ; PIN_N21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[11]    ; PIN_R22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[12]    ; PIN_R21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[13]    ; PIN_T22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[14]    ; PIN_N20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[15]    ; PIN_N19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[16]    ; PIN_M22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[17]    ; PIN_P19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[18]    ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[19]    ; PIN_P17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[1]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[20]    ; PIN_P16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[21]    ; PIN_M18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[22]    ; PIN_L18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[23]    ; PIN_L17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[24]    ; PIN_L19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[25]    ; PIN_K17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[26]    ; PIN_K19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[27]    ; PIN_P18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[28]    ; PIN_R15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[29]    ; PIN_R17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[2]     ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[30]    ; PIN_R16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[31]    ; PIN_T20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[32]    ; PIN_T19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[33]    ; PIN_T18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[34]    ; PIN_T17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[35]    ; PIN_T15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[3]     ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[4]     ; PIN_D17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[5]     ; PIN_K20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[6]     ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[7]     ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[8]     ; PIN_M20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[9]     ; PIN_M21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[0]     ; PIN_H16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[10]    ; PIN_H18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[11]    ; PIN_J18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[12]    ; PIN_J19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[13]    ; PIN_G11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[14]    ; PIN_H10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[15]    ; PIN_J11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[16]    ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[17]    ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[18]    ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[19]    ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[1]     ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[20]    ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[21]    ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[22]    ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[23]    ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[24]    ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[25]    ; PIN_E16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[26]    ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[27]    ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[28]    ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[29]    ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[2]     ; PIN_H15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[30]    ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[31]    ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[32]    ; PIN_G13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[33]    ; PIN_G12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[34]    ; PIN_J17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[35]    ; PIN_K16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[3]     ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[4]     ; PIN_A13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[5]     ; PIN_B13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[6]     ; PIN_C13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[7]     ; PIN_D13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[8]     ; PIN_G18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[9]     ; PIN_G17       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[0]       ; PIN_U21       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[1]       ; PIN_V21       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[2]       ; PIN_W22       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[3]       ; PIN_W21       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[4]       ; PIN_Y22       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[5]       ; PIN_Y21       ; QSF Assignment ;
; Location     ;                ;              ; HEX0[6]       ; PIN_AA22      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[0]       ; PIN_AA20      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[1]       ; PIN_AB20      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[2]       ; PIN_AA19      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[3]       ; PIN_AA18      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[4]       ; PIN_AB18      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[5]       ; PIN_AA17      ; QSF Assignment ;
; Location     ;                ;              ; HEX1[6]       ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; HEX2[0]       ; PIN_Y19       ; QSF Assignment ;
; Location     ;                ;              ; HEX2[1]       ; PIN_AB17      ; QSF Assignment ;
; Location     ;                ;              ; HEX2[2]       ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; HEX2[3]       ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; HEX2[4]       ; PIN_V14       ; QSF Assignment ;
; Location     ;                ;              ; HEX2[5]       ; PIN_AB22      ; QSF Assignment ;
; Location     ;                ;              ; HEX2[6]       ; PIN_AB21      ; QSF Assignment ;
; Location     ;                ;              ; HEX3[0]       ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; HEX3[1]       ; PIN_W16       ; QSF Assignment ;
; Location     ;                ;              ; HEX3[2]       ; PIN_Y17       ; QSF Assignment ;
; Location     ;                ;              ; HEX3[3]       ; PIN_V16       ; QSF Assignment ;
; Location     ;                ;              ; HEX3[4]       ; PIN_U17       ; QSF Assignment ;
; Location     ;                ;              ; HEX3[5]       ; PIN_V18       ; QSF Assignment ;
; Location     ;                ;              ; HEX3[6]       ; PIN_V19       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[0]       ; PIN_U20       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[1]       ; PIN_Y20       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[2]       ; PIN_V20       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[3]       ; PIN_U16       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[4]       ; PIN_U15       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[5]       ; PIN_Y15       ; QSF Assignment ;
; Location     ;                ;              ; HEX4[6]       ; PIN_P9        ; QSF Assignment ;
; Location     ;                ;              ; HEX5[0]       ; PIN_N9        ; QSF Assignment ;
; Location     ;                ;              ; HEX5[1]       ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; HEX5[2]       ; PIN_T14       ; QSF Assignment ;
; Location     ;                ;              ; HEX5[3]       ; PIN_P14       ; QSF Assignment ;
; Location     ;                ;              ; HEX5[4]       ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; HEX5[5]       ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; HEX5[6]       ; PIN_W19       ; QSF Assignment ;
; Location     ;                ;              ; KEY[1]        ; PIN_W9        ; QSF Assignment ;
; Location     ;                ;              ; KEY[2]        ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; KEY[3]        ; PIN_M6        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[0]       ; PIN_AA2       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[1]       ; PIN_AA1       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[2]       ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[3]       ; PIN_Y3        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[4]       ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[5]       ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[6]       ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[7]       ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; LEDR[9]       ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK2      ; PIN_E2        ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT2      ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; RESET_N       ; PIN_P22       ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK        ; PIN_H11       ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD        ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; SD_DATA[0]    ; PIN_K9        ; QSF Assignment ;
; Location     ;                ;              ; SD_DATA[1]    ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; SD_DATA[2]    ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; SD_DATA[3]    ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; SW[3]         ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; SW[4]         ; PIN_AA15      ; QSF Assignment ;
; Location     ;                ;              ; SW[5]         ; PIN_AB15      ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK2_50     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK3_50     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK4_50     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_BA[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_BA[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CKE      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_LDQM     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_RAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_UDQM     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_WE_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[34]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[35]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[34]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[35]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX0[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX1[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX4[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX5[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_CLK2      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_DAT2      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_CLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_CMD        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DATA[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DATA[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DATA[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DATA[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3125 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3125 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3125    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 0       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/AP9 - DE0-CV - NOCPU/AP9.pin.


+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,380 / 18,480      ; 7 %   ;
; ALMs needed [=A-B+C]                                        ; 1,380               ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,400 / 18,480      ; 8 %   ;
;         [a] ALMs used for LUT logic and registers           ; 154                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,169               ;       ;
;         [c] ALMs used for registers                         ; 77                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 56 / 18,480         ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 36 / 18,480         ; < 1 % ;
;         [a] Due to location constrained logic               ; 8                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 18                  ;       ;
;         [c] Due to LAB input limits                         ; 10                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                   ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 188 / 1,848         ; 10 %  ;
;     -- Logic LABs                                           ; 188                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 2,527               ;       ;
;     -- 7 input functions                                    ; 8                   ;       ;
;     -- 6 input functions                                    ; 104                 ;       ;
;     -- 5 input functions                                    ; 114                 ;       ;
;     -- 4 input functions                                    ; 685                 ;       ;
;     -- <=3 input functions                                  ; 1,616               ;       ;
; Combinational ALUT usage for route-throughs                 ; 81                  ;       ;
; Dedicated logic registers                                   ; 507                 ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 460 / 36,960        ; 1 %   ;
;         -- Secondary logic registers                        ; 47 / 36,960         ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 462                 ;       ;
;         -- Routing optimization registers                   ; 45                  ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 0                   ;       ;
; I/O pins                                                    ; 26 / 224            ; 12 %  ;
;     -- Clock pins                                           ; 1 / 9               ; 11 %  ;
;     -- Dedicated input pins                                 ; 0 / 11              ; 0 %   ;
;                                                             ;                     ;       ;
; Global signals                                              ; 5                   ;       ;
; M10K blocks                                                 ; 55 / 308            ; 18 %  ;
; Total MLAB memory bits                                      ; 0                   ;       ;
; Total block memory bits                                     ; 436,288 / 3,153,920 ; 14 %  ;
; Total block memory implementation bits                      ; 563,200 / 3,153,920 ; 18 %  ;
; Total DSP Blocks                                            ; 0 / 66              ; 0 %   ;
; Fractional PLLs                                             ; 0 / 4               ; 0 %   ;
; Global clocks                                               ; 5 / 16              ; 31 %  ;
; Quadrant clocks                                             ; 0 / 88              ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68              ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68              ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3               ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3% / 3% / 4%        ;       ;
; Peak interconnect usage (total/H/V)                         ; 18% / 17% / 20%     ;       ;
; Maximum fan-out                                             ; 320                 ;       ;
; Highest non-global fan-out                                  ; 160                 ;       ;
; Total fan-out                                               ; 11407               ;       ;
; Average fan-out                                             ; 3.53                ;       ;
+-------------------------------------------------------------+---------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                         ;
+-------------------------------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1380 / 18480 ( 7 % ) ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1380                 ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1400 / 18480 ( 8 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 154                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1169                 ; 0                              ;
;         [c] ALMs used for registers                         ; 77                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 56 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 36 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 8                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 18                   ; 0                              ;
;         [c] Due to LAB input limits                         ; 10                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                            ;
;                                                             ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 188 / 1848 ( 10 % )  ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 188                  ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2527                 ; 0                              ;
;     -- 7 input functions                                    ; 8                    ; 0                              ;
;     -- 6 input functions                                    ; 104                  ; 0                              ;
;     -- 5 input functions                                    ; 114                  ; 0                              ;
;     -- 4 input functions                                    ; 685                  ; 0                              ;
;     -- <=3 input functions                                  ; 1616                 ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 81                   ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                                ;
;         -- Primary logic registers                          ; 460 / 36960 ( 1 % )  ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 47 / 36960 ( < 1 % ) ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                      ;                                ;
;         -- Design implementation registers                  ; 462                  ; 0                              ;
;         -- Routing optimization registers                   ; 45                   ; 0                              ;
;                                                             ;                      ;                                ;
;                                                             ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                              ;
; I/O pins                                                    ; 26                   ; 0                              ;
; I/O registers                                               ; 0                    ; 0                              ;
; Total block memory bits                                     ; 436288               ; 0                              ;
; Total block memory implementation bits                      ; 563200               ; 0                              ;
; M10K block                                                  ; 55 / 308 ( 17 % )    ; 0 / 308 ( 0 % )                ;
; Clock enable block                                          ; 5 / 104 ( 4 % )      ; 0 / 104 ( 0 % )                ;
;                                                             ;                      ;                                ;
; Connections                                                 ;                      ;                                ;
;     -- Input Connections                                    ; 0                    ; 0                              ;
;     -- Registered Input Connections                         ; 0                    ; 0                              ;
;     -- Output Connections                                   ; 0                    ; 0                              ;
;     -- Registered Output Connections                        ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Internal Connections                                        ;                      ;                                ;
;     -- Total Connections                                    ; 12219                ; 0                              ;
;     -- Registered Connections                               ; 2570                 ; 0                              ;
;                                                             ;                      ;                                ;
; External Connections                                        ;                      ;                                ;
;     -- Top                                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Partition Interface                                         ;                      ;                                ;
;     -- Input Ports                                          ; 11                   ; 0                              ;
;     -- Output Ports                                         ; 15                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Registered Ports                                            ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Port Connectivity                                           ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 0                              ;
+-------------------------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLOCK_50 ; M9    ; 3B       ; 22           ; 0            ; 0            ; 137                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[0]   ; U7    ; 3A       ; 10           ; 0            ; 91           ; 352                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; PS2_CLK  ; D3    ; 2A       ; 0            ; 20           ; 3            ; 23                    ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; PS2_DAT  ; G2    ; 2A       ; 0            ; 21           ; 3            ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[0]    ; U13   ; 4A       ; 33           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[1]    ; V13   ; 4A       ; 33           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[2]    ; T13   ; 4A       ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[6]    ; AA14  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[7]    ; AA13  ; 4A       ; 34           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[8]    ; AB13  ; 4A       ; 33           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[9]    ; AB12  ; 4A       ; 33           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDR[8]  ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0] ; B6    ; 8A       ; 14           ; 45           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1] ; B7    ; 8A       ; 14           ; 45           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2] ; A8    ; 8A       ; 12           ; 45           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3] ; A7    ; 8A       ; 12           ; 45           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0] ; L7    ; 8A       ; 22           ; 45           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1] ; K7    ; 8A       ; 22           ; 45           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2] ; J7    ; 8A       ; 20           ; 45           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3] ; J8    ; 8A       ; 20           ; 45           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS   ; H8    ; 8A       ; 20           ; 45           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0] ; A9    ; 8A       ; 18           ; 45           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1] ; B10   ; 8A       ; 16           ; 45           ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2] ; C9    ; 8A       ; 16           ; 45           ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3] ; A5    ; 8A       ; 16           ; 45           ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS   ; G8    ; 8A       ; 20           ; 45           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 3 / 16 ( 19 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 32 ( 3 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 7 / 48 ( 15 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 0 / 48 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 14 / 32 ( 44 % ) ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 271        ; 8A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 111        ; 4A       ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; PS2_CLK                         ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; PS2_DAT                         ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ; bidir  ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N2       ; 26         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ; bidir  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Library Name ;
+----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |AP9                                         ; 1379.5 (1.0)         ; 1399.0 (1.0)                     ; 54.5 (0.0)                                        ; 35.0 (0.0)                       ; 0.0 (0.0)            ; 2527 (2)            ; 507 (0)                   ; 0 (0)         ; 436288            ; 55    ; 0          ; 26   ; 0            ; |AP9                                                                                                                          ; work         ;
;    |POS_CONV:inst13|                         ; 111.2 (0.0)          ; 111.2 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 227 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13                                                                                                          ; work         ;
;       |lpm_divide:Div0|                      ; 48.7 (0.0)           ; 48.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Div0                                                                                          ; work         ;
;          |lpm_divide_hbm:auto_generated|     ; 48.7 (0.0)           ; 48.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                            ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 48.7 (0.0)           ; 48.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                ; work         ;
;                |alt_u_div_kve:divider|       ; 48.7 (48.7)          ; 48.7 (48.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider          ; work         ;
;       |lpm_divide:Mod0|                      ; 62.5 (0.0)           ; 62.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Mod0                                                                                          ; work         ;
;          |lpm_divide_05m:auto_generated|     ; 62.5 (0.0)           ; 62.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                            ; work         ;
;             |sign_div_unsign_3nh:divider|    ; 62.5 (0.0)           ; 62.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider                                ; work         ;
;                |alt_u_div_c2f:divider|       ; 62.5 (62.5)          ; 62.5 (62.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider          ; work         ;
;    |SeletorClock:inst20|                     ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|SeletorClock:inst20                                                                                                      ; work         ;
;    |TEXT_DRAWER:inst2|                       ; 74.3 (74.3)          ; 80.9 (80.9)                      ; 7.6 (7.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|TEXT_DRAWER:inst2                                                                                                        ; work         ;
;    |VGA_MOD:inst|                            ; 102.2 (2.7)          ; 108.0 (3.0)                      ; 7.3 (0.3)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 180 (4)             ; 123 (0)                   ; 0 (0)         ; 413696            ; 51    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst                                                                                                             ; work         ;
;       |COLOR_BRIDGE:inst1|                   ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|COLOR_BRIDGE:inst1                                                                                          ; work         ;
;       |VGA_SYNC:inst|                        ; 27.2 (27.2)          ; 27.7 (27.7)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 52 (52)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VGA_SYNC:inst                                                                                               ; work         ;
;       |VIDEO_FILTER:inst8|                   ; 3.4 (0.0)            ; 4.9 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8                                                                                          ; work         ;
;          |lpm_dff0:inst|                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst                                                                            ; work         ;
;             |lpm_ff:lpm_ff_component|        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component                                                    ; work         ;
;          |lpm_dff0:inst1|                    ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1                                                                           ; work         ;
;             |lpm_ff:lpm_ff_component|        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component                                                   ; work         ;
;          |lpm_dff2:inst2|                    ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2                                                                           ; work         ;
;             |lpm_ff:lpm_ff_component|        ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component                                                   ; work         ;
;          |lpm_dff2:inst3|                    ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3                                                                           ; work         ;
;             |lpm_ff:lpm_ff_component|        ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component                                                   ; work         ;
;          |lpm_dff2:inst4|                    ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4                                                                           ; work         ;
;             |lpm_ff:lpm_ff_component|        ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component                                                   ; work         ;
;       |busmux:inst13|                        ; 9.2 (0.0)            ; 9.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|busmux:inst13                                                                                               ; work         ;
;          |lpm_mux:$00000|                    ; 9.2 (0.0)            ; 9.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|busmux:inst13|lpm_mux:$00000                                                                                ; work         ;
;             |mux_sjc:auto_generated|         ; 9.2 (9.2)            ; 9.6 (9.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|busmux:inst13|lpm_mux:$00000|mux_sjc:auto_generated                                                         ; work         ;
;       |busmux:inst15|                        ; 8.2 (0.0)            ; 8.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|busmux:inst15                                                                                               ; work         ;
;          |lpm_mux:$00000|                    ; 8.2 (0.0)            ; 8.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|busmux:inst15|lpm_mux:$00000                                                                                ; work         ;
;             |mux_flc:auto_generated|         ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated                                                         ; work         ;
;       |fifo0:inst7|                          ; 36.0 (0.0)           ; 35.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 55 (0)                    ; 0 (0)         ; 86016             ; 11    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7                                                                                                 ; work         ;
;          |scfifo:scfifo_component|           ; 36.0 (0.0)           ; 35.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 55 (0)                    ; 0 (0)         ; 86016             ; 11    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component                                                                         ; work         ;
;             |scfifo_2491:auto_generated|     ; 36.0 (0.0)           ; 35.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 55 (0)                    ; 0 (0)         ; 86016             ; 11    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated                                              ; work         ;
;                |a_dpfifo_9a91:dpfifo|        ; 36.0 (17.5)          ; 35.0 (17.5)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 65 (30)             ; 55 (20)                   ; 0 (0)         ; 86016             ; 11    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo                         ; work         ;
;                   |altsyncram_lek1:FIFOram|  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 86016             ; 11    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram ; work         ;
;                   |cntr_0ib:wr_ptr|          ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr         ; work         ;
;                   |cntr_ci7:usedw_counter|   ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter  ; work         ;
;                   |cntr_vhb:rd_ptr_msb|      ; 6.5 (6.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_vhb:rd_ptr_msb     ; work         ;
;       |lpm_ram_dq0:inst3|                    ; 10.2 (0.0)           ; 14.7 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 8 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq0:inst3                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|   ; 10.2 (0.0)           ; 14.7 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 8 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component                                                           ; work         ;
;             |altsyncram_o1j1:auto_generated| ; 10.2 (1.8)           ; 14.7 (2.5)                       ; 4.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 8 (8)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated                            ; work         ;
;                |decode_61a:rden_decode|      ; 4.2 (4.2)            ; 6.5 (6.5)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode     ; work         ;
;                |decode_dla:decode3|          ; 4.2 (4.2)            ; 5.7 (5.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3         ; work         ;
;       |lpm_ram_dq1:inst2|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq1:inst2                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component                                                           ; work         ;
;             |altsyncram_k1j1:auto_generated| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated                            ; work         ;
;                |decode_5la:decode3|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3         ; work         ;
;    |cenariomem:inst15|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14400             ; 3     ; 0          ; 0    ; 0            ; |AP9|cenariomem:inst15                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14400             ; 3     ; 0          ; 0    ; 0            ; |AP9|cenariomem:inst15|altsyncram:altsyncram_component                                                                        ; work         ;
;          |altsyncram_rkg1:auto_generated|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14400             ; 3     ; 0          ; 0    ; 0            ; |AP9|cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated                                         ; work         ;
;    |clk_div:inst25|                          ; 27.8 (27.8)          ; 31.0 (31.0)                      ; 14.3 (14.3)                                       ; 11.2 (11.2)                      ; 0.0 (0.0)            ; 31 (31)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|clk_div:inst25                                                                                                           ; work         ;
;    |debounce:inst23|                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|debounce:inst23                                                                                                          ; work         ;
;    |dec_keyboard:inst11|                     ; 30.7 (30.7)          ; 30.8 (30.8)                      ; 2.8 (2.8)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 41 (41)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|dec_keyboard:inst11                                                                                                      ; work         ;
;    |keyboard:inst14|                         ; 13.2 (13.2)          ; 14.8 (14.8)                      ; 4.9 (4.9)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|keyboard:inst14                                                                                                          ; work         ;
;    |lpm_dff1:inst1|                          ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|lpm_dff1:inst1                                                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|lpm_dff1:inst1|lpm_ff:lpm_ff_component                                                                                   ; work         ;
;    |lpm_rom0:inst3|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |AP9|lpm_rom0:inst3                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |AP9|lpm_rom0:inst3|altsyncram:altsyncram_component                                                                           ; work         ;
;          |altsyncram_7kd1:auto_generated|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |AP9|lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_7kd1:auto_generated                                            ; work         ;
;    |snake:inst10|                            ; 1014.3 (204.1)       ; 1015.7 (218.9)                   ; 16.4 (17.1)                                       ; 15.0 (2.3)                       ; 0.0 (0.0)            ; 1933 (346)          ; 190 (190)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10                                                                                                             ; work         ;
;       |lpm_divide:Mod0|                      ; 146.1 (0.0)          ; 147.6 (0.0)                      ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 295 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod0                                                                                             ; work         ;
;          |lpm_divide_a5m:auto_generated|     ; 146.1 (0.0)          ; 147.6 (0.0)                      ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 295 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated                                                               ; work         ;
;             |sign_div_unsign_dnh:divider|    ; 146.1 (0.0)          ; 147.6 (0.0)                      ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 295 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider                                   ; work         ;
;                |alt_u_div_03f:divider|       ; 146.1 (146.1)        ; 147.6 (147.6)                    ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 295 (295)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider             ; work         ;
;       |lpm_divide:Mod1|                      ; 661.7 (0.0)          ; 649.3 (0.0)                      ; 0.0 (0.0)                                         ; 12.4 (0.0)                       ; 0.0 (0.0)            ; 1292 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod1                                                                                             ; work         ;
;          |lpm_divide_uio:auto_generated|     ; 661.7 (0.0)          ; 649.3 (0.0)                      ; 0.0 (0.0)                                         ; 12.4 (0.0)                       ; 0.0 (0.0)            ; 1292 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated                                                               ; work         ;
;             |abs_divider_4dg:divider|        ; 661.7 (39.4)         ; 649.3 (39.3)                     ; 0.0 (0.0)                                         ; 12.4 (0.1)                       ; 0.0 (0.0)            ; 1292 (67)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                       ; work         ;
;                |alt_u_div_o2f:divider|       ; 606.3 (606.3)        ; 593.9 (593.9)                    ; 0.0 (0.0)                                         ; 12.4 (12.4)                      ; 0.0 (0.0)            ; 1193 (1193)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|      ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |AP9|snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                ; work         ;
+----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                     ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name     ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; VGA_VS   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[6]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50 ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PS2_CLK  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PS2_DAT  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                      ;
+-------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------+-------------------+---------+
; SW[6]                                                 ;                   ;         ;
; SW[7]                                                 ;                   ;         ;
; SW[8]                                                 ;                   ;         ;
;      - inst5                                          ; 1                 ; 0       ;
;      - LEDR[8]~output                                 ; 1                 ; 0       ;
; KEY[0]                                                ;                   ;         ;
;      - VGA_MOD:inst|VGA_SYNC:inst|VSYNC               ; 1                 ; 0       ;
;      - VGA_MOD:inst|VGA_SYNC:inst|HSYNC               ; 1                 ; 0       ;
;      - keyboard:inst14|READ_CHAR                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[16]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[15]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[13]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[14]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[0]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[1]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[2]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[3]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[4]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[5]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[6]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[7]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[8]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[9]                      ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[10]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[11]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[12]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[17]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[18]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[19]                     ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|DATA[20]                     ; 1                 ; 0       ;
;      - snake:inst10|vga_char[8]~2                     ; 1                 ; 0       ;
;      - snake:inst10|vga_char[9]~6                     ; 1                 ; 0       ;
;      - snake:inst10|vga_char[10]~10                   ; 1                 ; 0       ;
;      - snake:inst10|vga_char[11]~14                   ; 1                 ; 0       ;
;      - snake:inst10|vga_char[12]~18                   ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|LNAUX[3]~1                   ; 1                 ; 0       ;
;      - TEXT_DRAWER:inst2|PREVCHAR[6]~0                ; 1                 ; 0       ;
;      - snake:inst10|vga_char[5]~42                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[6]~46                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[1]~26                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[0]~22                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[4]~38                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[2]~30                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[3]~34                    ; 1                 ; 0       ;
;      - snake:inst10|COBRAPOSA[15]~0                   ; 1                 ; 0       ;
;      - snake:inst10|DELAY1[2]~0                       ; 1                 ; 0       ;
;      - keyboard:inst14|scan_code[7]~0                 ; 1                 ; 0       ;
;      - keyboard:inst14|SHIFTIN[7]~0                   ; 1                 ; 0       ;
;      - keyboard:inst14|INCNT~0                        ; 1                 ; 0       ;
;      - keyboard:inst14|INCNT[1]~1                     ; 1                 ; 0       ;
;      - keyboard:inst14|INCNT~2                        ; 1                 ; 0       ;
;      - keyboard:inst14|INCNT~3                        ; 1                 ; 0       ;
;      - keyboard:inst14|INCNT~4                        ; 1                 ; 0       ;
;      - keyboard:inst14|ready_set                      ; 1                 ; 0       ;
;      - snake:inst10|vga_char[8]~1                     ; 1                 ; 0       ;
;      - snake:inst10|vga_char[9]~5                     ; 1                 ; 0       ;
;      - snake:inst10|vga_char[10]~9                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[11]~13                   ; 1                 ; 0       ;
;      - snake:inst10|vga_char[12]~17                   ; 1                 ; 0       ;
;      - snake:inst10|vga_char[5]~41                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[6]~45                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[1]~25                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[0]~21                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[4]~37                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[2]~29                    ; 1                 ; 0       ;
;      - snake:inst10|vga_char[3]~33                    ; 1                 ; 0       ;
;      - KEY[0]~inputCLKENA0                            ; 1                 ; 0       ;
; CLOCK_50                                              ;                   ;         ;
;      - lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1                 ; 0       ;
;      - VGA_MOD:inst|inst6~0                           ; 1                 ; 0       ;
; SW[2]                                                 ;                   ;         ;
;      - SeletorClock:inst20|Mux0~1                     ; 0                 ; 0       ;
; SW[0]                                                 ;                   ;         ;
;      - SeletorClock:inst20|Mux0~1                     ; 0                 ; 0       ;
;      - SeletorClock:inst20|Mux0~0                     ; 0                 ; 0       ;
; SW[1]                                                 ;                   ;         ;
;      - SeletorClock:inst20|Mux0~1                     ; 0                 ; 0       ;
;      - SeletorClock:inst20|Mux0~0                     ; 0                 ; 0       ;
; PS2_CLK                                               ;                   ;         ;
;      - keyboard:inst14|ready_set                      ; 0                 ; 0       ;
;      - PS2_CLK~inputCLKENA0                           ; 0                 ; 0       ;
; PS2_DAT                                               ;                   ;         ;
;      - keyboard:inst14|READ_CHAR~0                    ; 1                 ; 0       ;
;      - keyboard:inst14|ready_set~0                    ; 1                 ; 0       ;
;      - keyboard:inst14|SHIFTIN[8]~feeder              ; 1                 ; 0       ;
; SW[9]                                                 ;                   ;         ;
;      - debounce:inst23|SHIFT_PB[3]~feeder             ; 0                 ; 0       ;
+-------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                  ; Location             ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                              ; PIN_M9               ; 124     ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CLOCK_50                                                                                                                              ; PIN_M9               ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                ; PIN_U7               ; 61      ; Clock enable, Latch enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                ; PIN_U7               ; 292     ; Async. clear                            ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; PS2_CLK                                                                                                                               ; PIN_D3               ; 22      ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PS2_CLK                                                                                                                               ; PIN_D3               ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; TEXT_DRAWER:inst2|LNAUX[3]~1                                                                                                          ; LABCELL_X21_Y14_N36  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; TEXT_DRAWER:inst2|LNCNT[2]~1                                                                                                          ; LABCELL_X20_Y15_N6   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; TEXT_DRAWER:inst2|Mux88~0                                                                                                             ; LABCELL_X29_Y17_N27  ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; TEXT_DRAWER:inst2|PREVCHAR[6]~0                                                                                                       ; LABCELL_X20_Y15_N39  ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; TEXT_DRAWER:inst2|STATE[1]                                                                                                            ; FF_X24_Y15_N53       ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; TEXT_DRAWER:inst2|XP[5]~1                                                                                                             ; LABCELL_X20_Y15_N0   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|VGA_SYNC:inst|Equal0~1                                                                                                   ; LABCELL_X32_Y17_N54  ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|VGA_SYNC:inst|VIDEO_EN~0                                                                                                 ; LABCELL_X32_Y16_N33  ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]~0                                                                                                  ; LABCELL_X31_Y17_N12  ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|VGA_SYNC:inst|process_1~4                                                                                                ; LABCELL_X31_Y17_N15  ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w13_n0_mux_dataout~1                                              ; LABCELL_X31_Y18_N21  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|_~10                                 ; LABCELL_X32_Y15_N45  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|_~9                                  ; LABCELL_X32_Y14_N57  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|pulse_ram_output~2                   ; LABCELL_X31_Y15_N6   ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|valid_wreq                           ; LABCELL_X31_Y15_N18  ; 40      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode323w[3]~0 ; LABCELL_X31_Y18_N42  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode341w[3]   ; LABCELL_X31_Y18_N24  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode352w[3]~0 ; LABCELL_X31_Y18_N48  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode363w[3]   ; LABCELL_X32_Y18_N54  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode374w[3]   ; LABCELL_X31_Y18_N57  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode385w[3]~0 ; LABCELL_X31_Y18_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode396w[3]~0 ; LABCELL_X31_Y18_N33  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode407w[3]~0 ; LABCELL_X31_Y18_N3   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode235w[3]       ; LABCELL_X31_Y18_N51  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode252w[3]       ; LABCELL_X32_Y16_N36  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode262w[3]       ; LABCELL_X31_Y18_N45  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode272w[3]       ; LABCELL_X32_Y18_N39  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode282w[3]       ; LABCELL_X31_Y18_N0   ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode292w[3]       ; LABCELL_X31_Y16_N36  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode302w[3]       ; LABCELL_X31_Y16_N27  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode312w[3]       ; LABCELL_X31_Y18_N18  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3|eq_node[0]~0         ; LABCELL_X31_Y18_N54  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3|eq_node[1]~1         ; LABCELL_X31_Y18_N30  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|LessThan0~0                                                                                                            ; MLABCELL_X28_Y15_N57 ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_100KHz                                                                                                           ; FF_X35_Y13_N23       ; 6       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_100Khz_int                                                                                                       ; FF_X29_Y14_N56       ; 6       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_100hz_int                                                                                                        ; FF_X31_Y13_N20       ; 8       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_10Hz_int                                                                                                         ; FF_X31_Y13_N8        ; 7       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_10Khz_int                                                                                                        ; FF_X29_Y14_N32       ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_1KHz                                                                                                             ; FF_X29_Y12_N26       ; 4       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_1Khz_int                                                                                                         ; FF_X31_Y14_N2        ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_div:inst25|clock_1Mhz_int                                                                                                         ; FF_X28_Y15_N23       ; 8       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; dec_keyboard:inst11|f                                                                                                                 ; FF_X26_Y12_N32       ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; dec_keyboard:inst11|f2                                                                                                                ; FF_X25_Y12_N2        ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; dec_keyboard:inst11|f3                                                                                                                ; FF_X25_Y12_N59       ; 10      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; inst5                                                                                                                                 ; LABCELL_X35_Y13_N39  ; 193     ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; keyboard:inst14|INCNT[1]~1                                                                                                            ; LABCELL_X16_Y13_N21  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; keyboard:inst14|SHIFTIN[7]~0                                                                                                          ; MLABCELL_X13_Y13_N0  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; keyboard:inst14|ready_set                                                                                                             ; FF_X16_Y12_N14       ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; keyboard:inst14|scan_code[7]~0                                                                                                        ; LABCELL_X16_Y13_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; keyboard:inst14|scan_ready                                                                                                            ; FF_X26_Y12_N50       ; 2       ; Async. clear, Clock                     ; no     ; --                   ; --               ; --                        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                                        ; FF_X32_Y16_N11       ; 6       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                                        ; FF_X32_Y16_N11       ; 162     ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; snake:inst10|COBRAESTADO[1]                                                                                                           ; FF_X24_Y10_N8        ; 58      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; snake:inst10|COBRAPOSA[15]~0                                                                                                          ; LABCELL_X20_Y9_N36   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; snake:inst10|DELAY1[2]~0                                                                                                              ; LABCELL_X16_Y8_N48   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; snake:inst10|INCCOBRA[1]~2                                                                                                            ; LABCELL_X24_Y10_N54  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; snake:inst10|INDICE[31]~2                                                                                                             ; LABCELL_X20_Y23_N36  ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; snake:inst10|LessThan4~7                                                                                                              ; LABCELL_X16_Y8_N54   ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; snake:inst10|Mux17~0                                                                                                                  ; LABCELL_X20_Y9_N42   ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; snake:inst10|Mux201~0                                                                                                                 ; MLABCELL_X18_Y26_N9  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; snake:inst10|VIDEOE[0]                                                                                                                ; FF_X18_Y26_N41       ; 72      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; snake:inst10|VIDEOE[1]                                                                                                                ; FF_X20_Y23_N47       ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; snake:inst10|vga_char[12]~18                                                                                                          ; LABCELL_X19_Y12_N27  ; 96      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; snake:inst10|vga_char[4]~60                                                                                                           ; MLABCELL_X18_Y26_N36 ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                          ;
+------------------------------------------------+---------------------+---------+----------------------+------------------+---------------------------+
; Name                                           ; Location            ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------+---------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                       ; PIN_M9              ; 124     ; Global Clock         ; GCLK7            ; --                        ;
; KEY[0]                                         ; PIN_U7              ; 292     ; Global Clock         ; GCLK6            ; --                        ;
; PS2_CLK                                        ; PIN_D3              ; 22      ; Global Clock         ; GCLK2            ; --                        ;
; inst5                                          ; LABCELL_X35_Y13_N39 ; 193     ; Global Clock         ; GCLK11           ; --                        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FF_X32_Y16_N11      ; 162     ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------+---------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|q_b[20]            ; 160     ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|q_b[19]            ; 160     ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|q_b[18]            ; 160     ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|q_b[17]            ; 160     ;
; snake:inst10|Add3~1                                                                                                                         ; 98      ;
; snake:inst10|vga_char[12]~18                                                                                                                ; 96      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_25~5                            ; 78      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_23~5                            ; 76      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_22~5                            ; 73      ;
; snake:inst10|VIDEOE[0]                                                                                                                      ; 72      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_21~5                            ; 71      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_20~5                            ; 68      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_19~5                            ; 66      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_26~5                            ; 64      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_18~5                            ; 63      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_17~5                            ; 61      ;
; KEY[0]~input                                                                                                                                ; 60      ;
; snake:inst10|COBRAESTADO[1]                                                                                                                 ; 58      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_16~5                            ; 58      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_15~5                            ; 56      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_14~5                            ; 53      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|valid_wreq                                 ; 51      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_12~5                            ; 51      ;
; snake:inst10|Mux17~0                                                                                                                        ; 50      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_11~5                            ; 48      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_10~5                            ; 46      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_9~5                             ; 43      ;
; snake:inst10|INDICE~0                                                                                                                       ; 42      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_8~5                             ; 41      ;
; snake:inst10|INDICE[31]~2                                                                                                                   ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w12_n0_mux_dataout~0                                                    ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w11_n0_mux_dataout~0                                                    ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w10_n0_mux_dataout~0                                                    ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w9_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w8_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w7_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w6_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w5_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w4_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w3_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w2_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w1_n0_mux_dataout~0                                                     ; 40      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w0_n0_mux_dataout~0                                                     ; 40      ;
; snake:inst10|VIDEOE[1]                                                                                                                      ; 39      ;
; TEXT_DRAWER:inst2|Mux88~0                                                                                                                   ; 39      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_7~5                             ; 38      ;
; VGA_MOD:inst|inst6~1                                                                                                                        ; 37      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_6~5                             ; 36      ;
; VGA_MOD:inst|VGA_SYNC:inst|VIDEO_EN~0                                                                                                       ; 35      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~1                         ; 35      ;
; snake:inst10|LessThan4~7                                                                                                                    ; 33      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_5~5                             ; 33      ;
; snake:inst10|DELAY1[2]~0                                                                                                                    ; 32      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~1                         ; 32      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|op_4~5                             ; 31      ;
; snake:inst10|vga_char[4]~60                                                                                                                 ; 30      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~1                         ; 30      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~1                         ; 30      ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|add_sub_10_result_int[11]~1        ; 28      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~1                         ; 27      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|pulse_ram_output~2                         ; 25      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~1                        ; 25      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~1                        ; 22      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_10~5                     ; 22      ;
; snake:inst10|SINAL                                                                                                                          ; 20      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~1                        ; 20      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_9~1                      ; 20      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w13_n0_mux_dataout~0                                                    ; 19      ;
; keyboard:inst14|scan_code[3]                                                                                                                ; 18      ;
; keyboard:inst14|scan_code[0]                                                                                                                ; 18      ;
; keyboard:inst14|scan_code[1]                                                                                                                ; 18      ;
; keyboard:inst14|scan_code[4]                                                                                                                ; 18      ;
; VGA_MOD:inst|VGA_SYNC:inst|Equal0~1                                                                                                         ; 18      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_11~1                     ; 18      ;
; TEXT_DRAWER:inst2|PREVCHAR[6]~0                                                                                                             ; 17      ;
; TEXT_DRAWER:inst2|XP[5]~1                                                                                                                   ; 17      ;
; TEXT_DRAWER:inst2|STATE[1]                                                                                                                  ; 17      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w15_n0_mux_dataout~0                                                    ; 17      ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w14_n0_mux_dataout~0                                                    ; 17      ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]~0                                                                                                        ; 17      ;
; VGA_MOD:inst|VGA_SYNC:inst|process_1~4                                                                                                      ; 17      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~5                        ; 17      ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_8~1                      ; 17      ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_9~1                      ; 17      ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_10~1                     ; 17      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_8~1                      ; 17      ;
; keyboard:inst14|scan_code[2]                                                                                                                ; 16      ;
; keyboard:inst14|scan_code[6]                                                                                                                ; 16      ;
; snake:inst10|COBRAPOSA[15]~0                                                                                                                ; 16      ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|add_sub_5_result_int[6]~1      ; 16      ;
; keyboard:inst14|scan_code[5]                                                                                                                ; 15      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_7~1                      ; 15      ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_7~1                      ; 13      ;
; snake:inst10|Mux201~0                                                                                                                       ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|_~9                                        ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[11]~11                    ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[10]~10                    ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[9]~9                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[8]~8                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[7]~7                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[6]~6                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[5]~5                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[4]~4                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[3]~3                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[2]~2                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[1]~1                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|ram_read_address[0]~0                      ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[11]        ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[10]        ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[9]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[8]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[7]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[6]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[5]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[4]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[3]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[2]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[1]         ; 12      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr|counter_reg_bit[0]         ; 12      ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~1   ; 12      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~1   ; 12      ;
; keyboard:inst14|scan_code[7]                                                                                                                ; 11      ;
; TEXT_DRAWER:inst2|LNAUX[3]~1                                                                                                                ; 11      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|_~10                                       ; 11      ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_3~5                      ; 11      ;
; dec_keyboard:inst11|f3                                                                                                                      ; 10      ;
; dec_keyboard:inst11|cc[1]                                                                                                                   ; 10      ;
; snake:inst10|COBRAPOS[0][5]                                                                                                                 ; 10      ;
; snake:inst10|COBRAPOS[0][8]                                                                                                                 ; 10      ;
; snake:inst10|COBRAPOS[0][7]                                                                                                                 ; 10      ;
; snake:inst10|COBRAPOS[0][10]                                                                                                                ; 10      ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_11~1                     ; 10      ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|q_b[16]            ; 10      ;
; keyboard:inst14|SHIFTIN[7]~0                                                                                                                ; 9       ;
; clk_div:inst25|clock_10Khz_int                                                                                                              ; 9       ;
; clk_div:inst25|clock_1Khz_int                                                                                                               ; 9       ;
; dec_keyboard:inst11|bin_digit[4]                                                                                                            ; 9       ;
; snake:inst10|COBRAPOS[0][9]                                                                                                                 ; 9       ;
; snake:inst10|COBRAPOS[0][6]                                                                                                                 ; 9       ;
; snake:inst10|COBRAPOS[0][3]                                                                                                                 ; 9       ;
; VGA_MOD:inst|busmux:inst15|lpm_mux:$00000|mux_flc:auto_generated|l1_w13_n0_mux_dataout~1                                                    ; 9       ;
; VGA_MOD:inst|busmux:inst13|lpm_mux:$00000|mux_sjc:auto_generated|l1_w3_n0_mux_dataout~2                                                     ; 9       ;
; VGA_MOD:inst|busmux:inst13|lpm_mux:$00000|mux_sjc:auto_generated|l1_w2_n0_mux_dataout~3                                                     ; 9       ;
; VGA_MOD:inst|busmux:inst13|lpm_mux:$00000|mux_sjc:auto_generated|l1_w1_n0_mux_dataout~2                                                     ; 9       ;
; VGA_MOD:inst|busmux:inst13|lpm_mux:$00000|mux_sjc:auto_generated|l1_w0_n0_mux_dataout~2                                                     ; 9       ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~5                         ; 9       ;
; snake:inst10|COBRAPOS[0][4]                                                                                                                 ; 9       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|out_address_reg_a[0]~DUPLICATE                ; 8       ;
; clk_div:inst25|clock_1Mhz_int                                                                                                               ; 8       ;
; clk_div:inst25|clock_100hz_int                                                                                                              ; 8       ;
; keyboard:inst14|scan_code[7]~0                                                                                                              ; 8       ;
; snake:inst10|Equal0~5                                                                                                                       ; 8       ;
; snake:inst10|VIDEOE[2]                                                                                                                      ; 8       ;
; snake:inst10|VIDEOE[3]                                                                                                                      ; 8       ;
; TEXT_DRAWER:inst2|PIXCNT[1]                                                                                                                 ; 8       ;
; TEXT_DRAWER:inst2|PIXCNT[0]                                                                                                                 ; 8       ;
; TEXT_DRAWER:inst2|STATE[0]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|STATE[2]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[20]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[19]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[18]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[17]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[12]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[11]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[10]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[9]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[8]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[7]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[6]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[5]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[4]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[3]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[2]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[1]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[0]                                                                                                                   ; 8       ;
; TEXT_DRAWER:inst2|DATA[15]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[16]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[14]                                                                                                                  ; 8       ;
; TEXT_DRAWER:inst2|DATA[13]                                                                                                                  ; 8       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|out_address_reg_a[1]~DUPLICATE                ; 7       ;
; clk_div:inst25|clock_10Hz_int                                                                                                               ; 7       ;
; snake:inst10|Mux9~3                                                                                                                         ; 7       ;
; dec_keyboard:inst11|bin_digit[1]                                                                                                            ; 7       ;
; snake:inst10|Equal0~6                                                                                                                       ; 7       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[115]~5             ; 7       ;
; TEXT_DRAWER:inst2|LNCNT[0]                                                                                                                  ; 7       ;
; TEXT_DRAWER:inst2|PIXCNT[2]                                                                                                                 ; 7       ;
; VGA_MOD:inst|inst6~0                                                                                                                        ; 7       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|empty_dff                                  ; 7       ;
; VGA_MOD:inst|inst6~6                                                                                                                        ; 7       ;
; VGA_MOD:inst|inst6~2                                                                                                                        ; 7       ;
; snake:inst10|COBRAPOS[0][1]                                                                                                                 ; 7       ;
; TEXT_DRAWER:inst2|LNCNT[1]                                                                                                                  ; 7       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[1]                                                                                                          ; 7       ;
; clk_div:inst25|LessThan0~0                                                                                                                  ; 6       ;
; clk_div:inst25|clock_100Khz_int                                                                                                             ; 6       ;
; keyboard:inst14|INCNT[1]                                                                                                                    ; 6       ;
; keyboard:inst14|INCNT[0]                                                                                                                    ; 6       ;
; keyboard:inst14|INCNT[3]                                                                                                                    ; 6       ;
; clk_div:inst25|clock_100KHz                                                                                                                 ; 6       ;
; dec_keyboard:inst11|bin_digit[0]                                                                                                            ; 6       ;
; dec_keyboard:inst11|bin_digit[2]                                                                                                            ; 6       ;
; snake:inst10|COBRAESTADO[0]                                                                                                                 ; 6       ;
; snake:inst10|COBRAPOS[0][2]                                                                                                                 ; 6       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[114]~10            ; 6       ;
; snake:inst10|COBRAPOS[0][14]                                                                                                                ; 6       ;
; snake:inst10|COBRAPOS[0][13]                                                                                                                ; 6       ;
; snake:inst10|COBRAPOS[0][12]                                                                                                                ; 6       ;
; snake:inst10|COBRAPOS[0][11]                                                                                                                ; 6       ;
; snake:inst10|COBRAPOS[0][0]                                                                                                                 ; 6       ;
; snake:inst10|vga_pos[1]                                                                                                                     ; 6       ;
; snake:inst10|vga_pos[2]                                                                                                                     ; 6       ;
; snake:inst10|vga_pos[4]                                                                                                                     ; 6       ;
; TEXT_DRAWER:inst2|LNCNT[2]                                                                                                                  ; 6       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[8]                                                                                                          ; 6       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[7]                                                                                                          ; 6       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[6]                                                                                                          ; 6       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[4]                                                                                                          ; 6       ;
; snake:inst10|vga_pos[7]~DUPLICATE                                                                                                           ; 5       ;
; snake:inst10|vga_pos[5]~DUPLICATE                                                                                                           ; 5       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[9]~DUPLICATE                                                                                                ; 5       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[2]~DUPLICATE                                                                                                ; 5       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[9]~DUPLICATE                                                                                                ; 5       ;
; keyboard:inst14|INCNT[2]                                                                                                                    ; 5       ;
; snake:inst10|COLISAO~0                                                                                                                      ; 5       ;
; snake:inst10|Equal1~0                                                                                                                       ; 5       ;
; snake:inst10|COLISAO                                                                                                                        ; 5       ;
; snake:inst10|Equal5~6                                                                                                                       ; 5       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[113]~14            ; 5       ;
; snake:inst10|videoflag                                                                                                                      ; 5       ;
; TEXT_DRAWER:inst2|process_0~0                                                                                                               ; 5       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|usedw_is_1_dff                             ; 5       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                                              ; 5       ;
; keyboard:inst14|READ_CHAR                                                                                                                   ; 5       ;
; snake:inst10|COBRAPOS[0][15]                                                                                                                ; 5       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_3~1                      ; 5       ;
; snake:inst10|vga_pos[0]                                                                                                                     ; 5       ;
; TEXT_DRAWER:inst2|LNCNT[3]                                                                                                                  ; 5       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[3]                                                                                                          ; 5       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[6]                                                                                                          ; 5       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[5]                                                                                                          ; 5       ;
; snake:inst10|vga_pos[9]~DUPLICATE                                                                                                           ; 4       ;
; snake:inst10|vga_pos[8]~DUPLICATE                                                                                                           ; 4       ;
; snake:inst10|vga_pos[10]~DUPLICATE                                                                                                          ; 4       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[4]~DUPLICATE                                                                                                ; 4       ;
; clk_div:inst25|count_10Khz[1]                                                                                                               ; 4       ;
; clk_div:inst25|count_10Khz[0]                                                                                                               ; 4       ;
; clk_div:inst25|count_1hz[0]                                                                                                                 ; 4       ;
; keyboard:inst14|INCNT[1]~1                                                                                                                  ; 4       ;
; snake:inst10|INCCOBRA[0]                                                                                                                    ; 4       ;
; clk_div:inst25|clock_1KHz                                                                                                                   ; 4       ;
; snake:inst10|Mux91~0                                                                                                                        ; 4       ;
; snake:inst10|Mux9~2                                                                                                                         ; 4       ;
; snake:inst10|LessThan0~3                                                                                                                    ; 4       ;
; snake:inst10|cen_end[10]                                                                                                                    ; 4       ;
; snake:inst10|cen_end[9]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[8]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[7]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[6]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[0]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[1]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[2]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[3]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[4]                                                                                                                     ; 4       ;
; snake:inst10|cen_end[5]                                                                                                                     ; 4       ;
; snake:inst10|process_2~0                                                                                                                    ; 4       ;
; snake:inst10|FIMJOGO                                                                                                                        ; 4       ;
; TEXT_DRAWER:inst2|LNCNT[2]~1                                                                                                                ; 4       ;
; TEXT_DRAWER:inst2|PIXCNT[3]~0                                                                                                               ; 4       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[112]~15            ; 4       ;
; TEXT_DRAWER:inst2|process_0~12                                                                                                              ; 4       ;
; TEXT_DRAWER:inst2|PREVXPOS[5]                                                                                                               ; 4       ;
; TEXT_DRAWER:inst2|PIXCNT[3]                                                                                                                 ; 4       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|wrreq_delaya[1]                            ; 4       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|usedw_is_2_dff                             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3|eq_node[1]~1               ; 4       ;
; VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3|eq_node[0]~0               ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode407w[3]~0       ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode312w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode396w[3]~0       ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode302w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode385w[3]~0       ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode292w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode374w[3]         ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode282w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode363w[3]         ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode272w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode352w[3]~0       ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode262w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode341w[3]         ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode252w[3]             ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode|w_anode323w[3]~0       ; 4       ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3|w_anode235w[3]             ; 4       ;
; VGA_MOD:inst|VGA_SYNC:inst|PIXELECT[16]~0                                                                                                   ; 4       ;
; VGA_MOD:inst|busmux:inst13|lpm_mux:$00000|mux_sjc:auto_generated|l1_w2_n0_mux_dataout~0                                                     ; 4       ;
; snake:inst10|vga_pos[3]                                                                                                                     ; 4       ;
; TEXT_DRAWER:inst2|Mux0~0                                                                                                                    ; 4       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[5]                                                                                                          ; 4       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[3]                                                                                                          ; 4       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]                                                                                                          ; 4       ;
; clk_div:inst25|count_10hz[1]~DUPLICATE                                                                                                      ; 3       ;
; clk_div:inst25|count_1hz[1]~DUPLICATE                                                                                                       ; 3       ;
; snake:inst10|vga_pos[6]~DUPLICATE                                                                                                           ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[8]~DUPLICATE                                                                                                ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[7]~DUPLICATE                                                                                                ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[5]~DUPLICATE                                                                                                ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[7]~DUPLICATE                                                                                                ; 3       ;
; PS2_DAT~input                                                                                                                               ; 3       ;
; snake:inst10|vga_char[3]~33                                                                                                                 ; 3       ;
; snake:inst10|vga_char[2]~29                                                                                                                 ; 3       ;
; snake:inst10|vga_char[4]~37                                                                                                                 ; 3       ;
; snake:inst10|vga_char[0]~21                                                                                                                 ; 3       ;
; snake:inst10|vga_char[1]~25                                                                                                                 ; 3       ;
; snake:inst10|vga_char[6]~45                                                                                                                 ; 3       ;
; snake:inst10|vga_char[5]~41                                                                                                                 ; 3       ;
; snake:inst10|vga_char[12]~17                                                                                                                ; 3       ;
; snake:inst10|vga_char[11]~13                                                                                                                ; 3       ;
; snake:inst10|vga_char[10]~9                                                                                                                 ; 3       ;
; snake:inst10|vga_char[9]~5                                                                                                                  ; 3       ;
; snake:inst10|vga_char[8]~1                                                                                                                  ; 3       ;
; clk_div:inst25|count_100Khz[1]                                                                                                              ; 3       ;
; clk_div:inst25|count_10Khz[2]                                                                                                               ; 3       ;
; clk_div:inst25|count_1Khz[1]                                                                                                                ; 3       ;
; clk_div:inst25|count_10hz[2]                                                                                                                ; 3       ;
; clk_div:inst25|count_1hz[2]                                                                                                                 ; 3       ;
; dec_keyboard:inst11|f                                                                                                                       ; 3       ;
; dec_keyboard:inst11|state                                                                                                                   ; 3       ;
; keyboard:inst14|LessThan0~0                                                                                                                 ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[4]~27                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[5]~26                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[14]~25                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[15]~24                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[24]~23                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[25]~22                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[12]~21                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[13]~20                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[22]~19                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[23]~18                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[6]~17                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[7]~16                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[16]~15                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[17]~14                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[26]~13                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[27]~12                                         ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[9]~11                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[8]~10                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[18]~9                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[19]~8                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[28]~7                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[29]~6                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[10]~5                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[11]~4                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[20]~3                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[21]~2                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[30]~1                                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[31]~0                                          ; 3       ;
; snake:inst10|Mux92~0                                                                                                                        ; 3       ;
; snake:inst10|LessThan1~0                                                                                                                    ; 3       ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[85]~78                ; 3       ;
; snake:inst10|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[85]~77                ; 3       ;
; snake:inst10|process_0~3                                                                                                                    ; 3       ;
; snake:inst10|LessThan0~1                                                                                                                    ; 3       ;
; snake:inst10|vga_char[3]~34                                                                                                                 ; 3       ;
; snake:inst10|vga_char[2]~30                                                                                                                 ; 3       ;
; snake:inst10|vga_char[4]~38                                                                                                                 ; 3       ;
; snake:inst10|vga_char[0]~22                                                                                                                 ; 3       ;
; snake:inst10|vga_char[1]~26                                                                                                                 ; 3       ;
; snake:inst10|vga_char[6]~46                                                                                                                 ; 3       ;
; snake:inst10|vga_char[5]~42                                                                                                                 ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[111]~16            ; 3       ;
; snake:inst10|FIMCENARIO                                                                                                                     ; 3       ;
; snake:inst10|vga_char[11]~14                                                                                                                ; 3       ;
; snake:inst10|vga_char[10]~10                                                                                                                ; 3       ;
; snake:inst10|vga_char[9]~6                                                                                                                  ; 3       ;
; snake:inst10|vga_char[8]~2                                                                                                                  ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[88]~13             ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[89]~12             ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|rd_ptr_lsb                                 ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[4]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[5]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[3]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[2]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[0]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[1]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[10] ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[11] ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[9]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[8]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[7]  ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[6]  ; 3       ;
; TEXT_DRAWER:inst2|DATA_QUEUE                                                                                                                ; 3       ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|full_dff                                   ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|LessThan7~0                                                                                                      ; 3       ;
; clk_div:inst25|count_1Mhz[3]                                                                                                                ; 3       ;
; snake:inst10|vga_pos[6]                                                                                                                     ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~125                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~121                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~117                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~113                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~109                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~105                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~101                          ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~97                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~93                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~89                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~85                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~81                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~77                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~73                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~69                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~65                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~61                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~57                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~53                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~49                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~45                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~41                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~37                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~33                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~29                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~25                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~21                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~17                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~13                           ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~9                            ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~5                            ; 3       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num|op_1~1                            ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[3]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[2]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[1]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[4]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[5]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[6]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[0]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[9]                                                     ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[10]                                                    ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[11]                                                    ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[12]                                                    ; 3       ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[8]                                                     ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_3~25                     ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_11~21                    ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_11~17                    ; 3       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|op_11~13                    ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[0]                                                                                                          ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[2]                                                                                                          ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[4]                                                                                                          ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[1]                                                                                                          ; 3       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[8]                                                                                                          ; 3       ;
; clk_div:inst25|count_100Khz[0]~DUPLICATE                                                                                                    ; 2       ;
; clk_div:inst25|count_100Khz[2]~DUPLICATE                                                                                                    ; 2       ;
; clk_div:inst25|count_1Khz[0]~DUPLICATE                                                                                                      ; 2       ;
; clk_div:inst25|count_1Khz[2]~DUPLICATE                                                                                                      ; 2       ;
; clk_div:inst25|count_100hz[1]~DUPLICATE                                                                                                     ; 2       ;
; clk_div:inst25|count_100hz[0]~DUPLICATE                                                                                                     ; 2       ;
; clk_div:inst25|count_100hz[2]~DUPLICATE                                                                                                     ; 2       ;
; clk_div:inst25|count_10hz[0]~DUPLICATE                                                                                                      ; 2       ;
; snake:inst10|vga_pos[3]~DUPLICATE                                                                                                           ; 2       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[0]~DUPLICATE                                                                                                ; 2       ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[3]~DUPLICATE                                                                                                ; 2       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[1]~DUPLICATE                                                                                                ; 2       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[3]~DUPLICATE                                                                                                ; 2       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]~DUPLICATE                                                                                                ; 2       ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[8]~DUPLICATE                                                                                                ; 2       ;
; SW[1]~input                                                                                                                                 ; 2       ;
; SW[0]~input                                                                                                                                 ; 2       ;
; CLOCK_50~input                                                                                                                              ; 2       ;
; SW[8]~input                                                                                                                                 ; 2       ;
; snake:inst10|COBRAPOS[0][9]~_wirecell                                                                                                       ; 2       ;
; snake:inst10|COBRAPOS[0][6]~_wirecell                                                                                                       ; 2       ;
; snake:inst10|COBRAPOS[0][5]~_wirecell                                                                                                       ; 2       ;
; snake:inst10|COBRAPOS[0][3]~_wirecell                                                                                                       ; 2       ;
; snake:inst10|COBRAPOS[0][2]~_wirecell                                                                                                       ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_9~1_wirecell             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_11~1_wirecell            ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|op_10~1_wirecell            ; 2       ;
; dec_keyboard:inst11|Mux3~2                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux6~2                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux5~2                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux7~2                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux1~2                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux4~3                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux0~2                                                                                                                  ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[80]~56             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[68]~55             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[68]~54             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[56]~53             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[44]~52             ; 2       ;
; clk_div:inst25|count_100Khz[1]~2                                                                                                            ; 2       ;
; clk_div:inst25|count_100Khz~1                                                                                                               ; 2       ;
; clk_div:inst25|count_100Khz~0                                                                                                               ; 2       ;
; clk_div:inst25|count_1Khz[1]~2                                                                                                              ; 2       ;
; clk_div:inst25|count_1Khz~1                                                                                                                 ; 2       ;
; clk_div:inst25|count_1Khz~0                                                                                                                 ; 2       ;
; clk_div:inst25|count_100hz[1]~2                                                                                                             ; 2       ;
; clk_div:inst25|count_100hz~1                                                                                                                ; 2       ;
; clk_div:inst25|count_100hz~0                                                                                                                ; 2       ;
; clk_div:inst25|count_10hz[1]~2                                                                                                              ; 2       ;
; clk_div:inst25|count_10hz~1                                                                                                                 ; 2       ;
; clk_div:inst25|count_1hz[1]~1                                                                                                               ; 2       ;
; keyboard:inst14|ready_set                                                                                                                   ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[49]~33             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[81]~49             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[81]~48             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[69]~47             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[57]~46             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[57]~45             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[45]~44             ; 2       ;
; clk_div:inst25|count_100Khz[0]                                                                                                              ; 2       ;
; clk_div:inst25|count_1Khz[0]                                                                                                                ; 2       ;
; clk_div:inst25|count_100hz[1]                                                                                                               ; 2       ;
; clk_div:inst25|count_100hz[0]                                                                                                               ; 2       ;
; clk_div:inst25|count_10hz[0]                                                                                                                ; 2       ;
; dec_keyboard:inst11|f2                                                                                                                      ; 2       ;
; keyboard:inst14|scan_ready                                                                                                                  ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[50]~31             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[42]~30             ; 2       ;
; snake:inst10|Mux8~2                                                                                                                         ; 2       ;
; snake:inst10|Mux7~0                                                                                                                         ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[82]~40             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[70]~39             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[70]~38             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[58]~37             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[46]~36             ; 2       ;
; clk_div:inst25|clock_1Hz_int                                                                                                                ; 2       ;
; keyboard:inst14|SHIFTIN[7]                                                                                                                  ; 2       ;
; dec_keyboard:inst11|process_0~0                                                                                                             ; 2       ;
; dec_keyboard:inst11|cc[0]                                                                                                                   ; 2       ;
; keyboard:inst14|SHIFTIN[5]                                                                                                                  ; 2       ;
; keyboard:inst14|SHIFTIN[2]                                                                                                                  ; 2       ;
; keyboard:inst14|SHIFTIN[3]                                                                                                                  ; 2       ;
; keyboard:inst14|SHIFTIN[1]                                                                                                                  ; 2       ;
; keyboard:inst14|SHIFTIN[6]                                                                                                                  ; 2       ;
; keyboard:inst14|SHIFTIN[4]                                                                                                                  ; 2       ;
; snake:inst10|INDICE~8                                                                                                                       ; 2       ;
; snake:inst10|INDICE~7                                                                                                                       ; 2       ;
; snake:inst10|INDICE~6                                                                                                                       ; 2       ;
; snake:inst10|Mux142~0                                                                                                                       ; 2       ;
; snake:inst10|Mux143~0                                                                                                                       ; 2       ;
; snake:inst10|Mux144~0                                                                                                                       ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[51]~25             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[51]~24             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[43]~23             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[35]~22             ; 2       ;
; snake:inst10|Mux145~0                                                                                                                       ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[1]~34                                          ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[2]~33                                          ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[3]~32                                          ; 2       ;
; snake:inst10|INDICE~3                                                                                                                       ; 2       ;
; snake:inst10|INDICE~1                                                                                                                       ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[83]~33             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[83]~32             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[71]~31             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[59]~30             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[59]~29             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[47]~28             ; 2       ;
; snake:inst10|Mux141~0                                                                                                                       ; 2       ;
; debounce:inst23|SHIFT_PB[1]                                                                                                                 ; 2       ;
; debounce:inst23|SHIFT_PB[2]                                                                                                                 ; 2       ;
; debounce:inst23|SHIFT_PB[3]                                                                                                                 ; 2       ;
; dec_keyboard:inst11|Mux4~1                                                                                                                  ; 2       ;
; dec_keyboard:inst11|Mux4~0                                                                                                                  ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[31]~18             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[38]~15             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[30]~14             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[45]~11             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[37]~10             ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[37]~9              ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[29]~8              ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[52]~5              ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[44]~4              ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[44]~3              ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[36]~2              ; 2       ;
; POS_CONV:inst13|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider|StageOut[28]~1              ; 2       ;
; snake:inst10|INDICE[0]                                                                                                                      ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[84]~26             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[72]~25             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[60]~24             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[48]~23             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[48]~22             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[60]~21             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[72]~20             ; 2       ;
; POS_CONV:inst13|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider|StageOut[84]~19             ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[2]~31                                          ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[961]~676                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[928]~675                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[928]~674                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[3]~30                                          ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[962]~673                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[962]~672                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[929]~671                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[896]~670                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[896]~669                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[0]~29                                          ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|remainder[1]~28                                          ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[960]~668                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[960]~667                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[963]~666                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[930]~665                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[930]~664                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[897]~663                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[864]~662                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[864]~661                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[964]~660                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[964]~659                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[931]~658                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[898]~657                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[898]~656                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[865]~655                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[832]~654                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[832]~653                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[973]~652                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[940]~651                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[940]~650                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[907]~649                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[874]~648                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[874]~647                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[841]~646                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[808]~645                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[808]~644                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[775]~643                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[742]~642                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[742]~641                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[709]~640                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[676]~639                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[676]~638                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[643]~637                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[610]~636                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[610]~635                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[577]~634                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[544]~633                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[544]~632                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[974]~631                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[974]~630                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[941]~629                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[908]~628                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[908]~627                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[875]~626                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[842]~625                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[842]~624                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[809]~623                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[776]~622                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[776]~621                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[743]~620                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[710]~619                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[710]~618                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[677]~617                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[644]~616                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[644]~615                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[611]~614                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[578]~613                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[578]~612                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[545]~611                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[512]~610                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[512]~609                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[983]~608                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[950]~607                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[950]~606                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[917]~605                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[884]~604                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[884]~603                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[851]~602                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[818]~601                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[818]~600                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[785]~599                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[752]~598                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[752]~597                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[719]~596                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[686]~595                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[686]~594                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[653]~593                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[620]~592                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[620]~591                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[587]~590                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[554]~589                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[554]~588                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[521]~587                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[488]~586                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[488]~585                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[455]~584                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[422]~583                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[422]~582                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[389]~581                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[356]~580                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[356]~579                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[323]~578                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[984]~577                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[984]~576                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[951]~575                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[918]~574                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[918]~573                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[885]~572                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[852]~571                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[852]~570                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[819]~569                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[786]~568                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[786]~567                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[753]~566                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[720]~565                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[720]~564                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[687]~563                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[654]~562                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[654]~561                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[621]~560                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[588]~559                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[588]~558                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[555]~557                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[522]~556                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[522]~555                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[489]~554                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[456]~553                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[456]~552                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[423]~551                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[390]~550                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[390]~549                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[357]~548                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[324]~547                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[324]~546                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[971]~545                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[938]~544                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[938]~543                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[905]~542                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[872]~541                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[872]~540                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[839]~539                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[806]~538                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[806]~537                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[773]~536                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[740]~535                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[740]~534                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[707]~533                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[674]~532                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[674]~531                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[641]~530                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[608]~529                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[608]~528                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[972]~527                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[972]~526                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[939]~525                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[906]~524                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[906]~523                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[873]~522                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[840]~521                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[840]~520                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[807]~519                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[774]~518                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[774]~517                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[741]~516                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[708]~515                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[708]~514                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[675]~513                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[642]~512                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[642]~511                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[609]~510                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[576]~509                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[576]~508                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[981]~507                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[948]~506                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[948]~505                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[915]~504                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[882]~503                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[882]~502                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[849]~501                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[816]~500                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[816]~499                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[783]~498                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[750]~497                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[750]~496                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[717]~495                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[684]~494                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[684]~493                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[651]~492                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[618]~491                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[618]~490                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[585]~489                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[552]~488                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[552]~487                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[519]~486                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[486]~485                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[486]~484                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[453]~483                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[420]~482                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[420]~481                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[387]~480                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[354]~479                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[354]~478                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[321]~477                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[982]~476                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[982]~475                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[949]~474                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[916]~473                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[916]~472                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[883]~471                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[850]~470                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[850]~469                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[817]~468                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[784]~467                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[784]~466                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[751]~465                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[718]~464                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[718]~463                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[685]~462                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[652]~461                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[652]~460                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[619]~459                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[586]~458                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[586]~457                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[553]~456                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[520]~455                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[520]~454                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[487]~453                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[454]~452                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[454]~451                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[421]~450                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[388]~449                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[388]~448                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[355]~447                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[322]~446                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[322]~445                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[965]~444                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[932]~443                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[932]~442                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[899]~441                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[866]~440                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[866]~439                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[833]~438                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[800]~437                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[800]~436                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[966]~435                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[966]~434                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[933]~433                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[900]~432                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[900]~431                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[867]~430                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[834]~429                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[834]~428                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[801]~427                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[768]~426                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[768]~425                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[975]~424                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[942]~423                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[942]~422                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[909]~421                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[876]~420                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[876]~419                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[843]~418                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[810]~417                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[810]~416                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[777]~415                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[744]~414                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[744]~413                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[711]~412                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[678]~411                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[678]~410                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[645]~409                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[612]~408                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[612]~407                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[579]~406                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[546]~405                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[546]~404                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[513]~403                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[480]~402                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[480]~401                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[976]~400                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[976]~399                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[943]~398                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[910]~397                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[910]~396                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[877]~395                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[844]~394                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[844]~393                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[811]~392                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[778]~391                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[778]~390                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[745]~389                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[712]~388                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[712]~387                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[679]~386                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[646]~385                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[646]~384                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[613]~383                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[580]~382                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[580]~381                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[547]~380                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[514]~379                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[514]~378                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[481]~377                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[448]~376                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[448]~375                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[985]~374                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[952]~373                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[952]~372                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[919]~371                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[886]~370                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[886]~369                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[853]~368                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[820]~367                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[820]~366                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[787]~365                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[754]~364                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[754]~363                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[721]~362                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[688]~361                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[688]~360                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[655]~359                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[622]~358                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[622]~357                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[589]~356                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[556]~355                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[556]~354                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[523]~353                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[490]~352                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[490]~351                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[457]~350                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[424]~349                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[424]~348                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[391]~347                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[358]~346                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[358]~345                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[325]~344                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[986]~343                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[986]~342                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[953]~341                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[920]~340                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[920]~339                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[887]~338                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[854]~337                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[854]~336                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[821]~335                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[788]~334                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[788]~333                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[755]~332                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[722]~331                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[722]~330                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[689]~329                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[656]~328                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[656]~327                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[623]~326                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[590]~325                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[590]~324                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[557]~323                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[524]~322                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[524]~321                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[491]~320                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[458]~319                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[458]~318                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[425]~317                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[392]~316                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[392]~315                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[359]~314                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[326]~313                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[326]~312                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[968]~311                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[968]~310                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[935]~309                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[902]~308                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[902]~307                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[869]~306                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[836]~305                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[836]~304                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[803]~303                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[770]~302                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[770]~301                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[737]~300                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[704]~299                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[704]~298                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[967]~297                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[934]~296                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[934]~295                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[901]~294                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[868]~293                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[868]~292                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[835]~291                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[802]~290                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[802]~289                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[769]~288                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[736]~287                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[736]~286                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[977]~285                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[944]~284                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[944]~283                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[911]~282                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[878]~281                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[878]~280                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[845]~279                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[812]~278                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[812]~277                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[779]~276                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[746]~275                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[746]~274                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[713]~273                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[680]~272                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[680]~271                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[647]~270                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[614]~269                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[614]~268                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[581]~267                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[548]~266                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[548]~265                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[515]~264                  ; 2       ;
; snake:inst10|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider|StageOut[482]~263                  ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                    ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 21           ; 4096         ; 21           ; yes                    ; no                      ; yes                    ; yes                     ; 86016  ; 4096                        ; 21                          ; 4096                        ; 21                          ; 86016               ; 11          ; 0          ; None                   ; M10K_X30_Y18_N0, M10K_X30_Y16_N0, M10K_X22_Y17_N0, M10K_X30_Y17_N0, M10K_X30_Y12_N0, M10K_X30_Y14_N0, M10K_X30_Y11_N0, M10K_X30_Y13_N0, M10K_X30_Y15_N0, M10K_X22_Y16_N0, M10K_X22_Y15_N0                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; Single Clock ; 65536        ; 4            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 262144 ; 65536                       ; 4                           ; --                          ; --                          ; 262144              ; 32          ; 0          ; video_mem1.mif         ; M10K_X30_Y19_N0, M10K_X51_Y16_N0, M10K_X38_Y17_N0, M10K_X38_Y22_N0, M10K_X30_Y26_N0, M10K_X22_Y20_N0, M10K_X30_Y27_N0, M10K_X30_Y21_N0, M10K_X46_Y20_N0, M10K_X46_Y16_N0, M10K_X38_Y20_N0, M10K_X30_Y20_N0, M10K_X38_Y24_N0, M10K_X46_Y15_N0, M10K_X38_Y16_N0, M10K_X30_Y23_N0, M10K_X38_Y19_N0, M10K_X38_Y13_N0, M10K_X30_Y29_N0, M10K_X38_Y21_N0, M10K_X46_Y18_N0, M10K_X30_Y28_N0, M10K_X22_Y18_N0, M10K_X38_Y18_N0, M10K_X46_Y17_N0, M10K_X38_Y15_N0, M10K_X38_Y23_N0, M10K_X38_Y14_N0, M10K_X46_Y14_N0, M10K_X38_Y12_N0, M10K_X38_Y27_N0, M10K_X22_Y19_N0 ; Don't care           ; New data        ; New data        ;
; VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; Single Clock ; 16384        ; 4            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 65536  ; 16384                       ; 4                           ; --                          ; --                          ; 65536               ; 8           ; 0          ; video_mem2.mif         ; M10K_X46_Y19_N0, M10K_X30_Y24_N0, M10K_X30_Y22_N0, M10K_X38_Y25_N0, M10K_X38_Y29_N0, M10K_X38_Y26_N0, M10K_X30_Y30_N0, M10K_X30_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 1200         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 19200  ; 1200                        ; 12                          ; --                          ; --                          ; 14400               ; 3           ; 0          ; ./Auxiliar/cenario.mif ; M10K_X22_Y12_N0, M10K_X22_Y11_N0, M10K_X22_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_7kd1:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; charmap.mif            ; M10K_X22_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 5,430 / 140,056 ( 4 % ) ;
; C12 interconnects          ; 176 / 6,048 ( 3 % )     ;
; C2 interconnects           ; 2,208 / 54,648 ( 4 % )  ;
; C4 interconnects           ; 1,048 / 25,920 ( 4 % )  ;
; Local interconnects        ; 871 / 36,960 ( 2 % )    ;
; R14 interconnects          ; 259 / 5,984 ( 4 % )     ;
; R3 interconnects           ; 2,618 / 60,192 ( 4 % )  ;
; R6 interconnects           ; 3,122 / 127,072 ( 2 % ) ;
+----------------------------+-------------------------+


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+------------------------------+-------------------------+
; Other Routing Resource Type  ; Usage                   ;
+------------------------------+-------------------------+
; DQS bus muxes                ; 0 / 17 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )          ;
; Direct links                 ; 799 / 140,056 ( < 1 % ) ;
; Global clocks                ; 5 / 16 ( 31 % )         ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14/C12 interconnect drivers ; 360 / 9,504 ( 4 % )     ;
; Spine clocks                 ; 11 / 120 ( 9 % )        ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 26        ; 0            ; 26        ; 0            ; 0            ; 26        ; 26        ; 0            ; 26        ; 26        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 26           ; 0         ; 26           ; 26           ; 0         ; 0         ; 26           ; 0         ; 0         ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ; 26           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                    ;
+-------------------------------------------------------------+------------------------------------------------+-------------------+
; Source Clock(s)                                             ; Destination Clock(s)                           ; Delay Added in ns ;
+-------------------------------------------------------------+------------------------------------------------+-------------------+
; CLOCK_50,lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0],I/O ; CLOCK_50                                       ; 576.0             ;
; SW[8],KEY[0],I/O                                            ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 469.9             ;
; dec_keyboard:inst11|f3                                      ; SW[8]                                          ; 116.4             ;
; I/O                                                         ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 106.2             ;
; SW[8]                                                       ; SW[8]                                          ; 39.6              ;
; KEY[0]                                                      ; SW[8]                                          ; 34.2              ;
; CLOCK_50                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 30.1              ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]              ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 23.8              ;
; KEY[0]                                                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 19.5              ;
; PS2_CLK                                                     ; PS2_CLK                                        ; 14.8              ;
; SW[8],dec_keyboard:inst11|f3                                ; SW[8]                                          ; 13.4              ;
+-------------------------------------------------------------+------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                  ; Destination Register                                                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
; KEY[0]                                                                                                                           ; TEXT_DRAWER:inst2|PREVCOLOR[0]                                                                                   ; 6.243             ;
; snake:inst10|vga_char[12]~17                                                                                                     ; TEXT_DRAWER:inst2|STATE[0]                                                                                       ; 6.177             ;
; snake:inst10|vga_char[12]~_emulated                                                                                              ; TEXT_DRAWER:inst2|STATE[0]                                                                                       ; 6.177             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[12]                                         ; TEXT_DRAWER:inst2|STATE[0]                                                                                       ; 6.177             ;
; snake:inst10|vga_char[2]~29                                                                                                      ; TEXT_DRAWER:inst2|PREVCHAR[2]                                                                                    ; 5.400             ;
; snake:inst10|vga_char[1]~25                                                                                                      ; TEXT_DRAWER:inst2|PREVCHAR[1]                                                                                    ; 5.362             ;
; snake:inst10|vga_char[3]~33                                                                                                      ; TEXT_DRAWER:inst2|CHARADDR[6]                                                                                    ; 5.354             ;
; snake:inst10|vga_char[8]~1                                                                                                       ; TEXT_DRAWER:inst2|PREVCOLOR[0]                                                                                   ; 5.331             ;
; snake:inst10|vga_char[10]~9                                                                                                      ; TEXT_DRAWER:inst2|DATA[19]                                                                                       ; 5.279             ;
; snake:inst10|vga_char[4]~37                                                                                                      ; TEXT_DRAWER:inst2|CHARADDR[7]                                                                                    ; 5.267             ;
; snake:inst10|vga_char[11]~13                                                                                                     ; TEXT_DRAWER:inst2|DATA[20]                                                                                       ; 5.225             ;
; snake:inst10|vga_char[9]~5                                                                                                       ; TEXT_DRAWER:inst2|OUTDATA[18]                                                                                    ; 5.129             ;
; snake:inst10|vga_char[5]~41                                                                                                      ; TEXT_DRAWER:inst2|CHARADDR[8]                                                                                    ; 5.051             ;
; snake:inst10|vga_char[6]~45                                                                                                      ; TEXT_DRAWER:inst2|CHARADDR[9]                                                                                    ; 4.906             ;
; snake:inst10|vga_char[0]~21                                                                                                      ; TEXT_DRAWER:inst2|CHARADDR[3]                                                                                    ; 4.725             ;
; snake:inst10|vga_pos[7]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.722             ;
; snake:inst10|vga_pos[8]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.722             ;
; dec_keyboard:inst11|bin_digit[6]                                                                                                 ; snake:inst10|COLISAO                                                                                             ; 4.710             ;
; snake:inst10|vga_pos[9]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.660             ;
; dec_keyboard:inst11|bin_digit[2]                                                                                                 ; snake:inst10|SINAL                                                                                               ; 4.631             ;
; snake:inst10|vga_pos[10]                                                                                                         ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.625             ;
; dec_keyboard:inst11|bin_digit[0]                                                                                                 ; snake:inst10|SINAL                                                                                               ; 4.490             ;
; dec_keyboard:inst11|bin_digit[1]                                                                                                 ; snake:inst10|SINAL                                                                                               ; 4.427             ;
; dec_keyboard:inst11|bin_digit[4]                                                                                                 ; snake:inst10|SINAL                                                                                               ; 4.312             ;
; snake:inst10|vga_pos[6]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.286             ;
; snake:inst10|vga_pos[5]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.286             ;
; dec_keyboard:inst11|bin_digit[3]                                                                                                 ; snake:inst10|COLISAO                                                                                             ; 4.243             ;
; dec_keyboard:inst11|bin_digit[7]                                                                                                 ; snake:inst10|COLISAO                                                                                             ; 4.241             ;
; dec_keyboard:inst11|bin_digit[5]                                                                                                 ; snake:inst10|COLISAO                                                                                             ; 4.190             ;
; snake:inst10|vga_pos[4]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[4]                                                                                    ; 4.157             ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; 3.798             ;
; snake:inst10|vga_char[10]~_emulated                                                                                              ; TEXT_DRAWER:inst2|DATA[19]                                                                                       ; 3.621             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[10]                                         ; TEXT_DRAWER:inst2|DATA[19]                                                                                       ; 3.621             ;
; snake:inst10|vga_char[3]~_emulated                                                                                               ; TEXT_DRAWER:inst2|CHARADDR[6]                                                                                    ; 3.599             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[3]                                          ; TEXT_DRAWER:inst2|CHARADDR[6]                                                                                    ; 3.599             ;
; snake:inst10|vga_char[5]~_emulated                                                                                               ; TEXT_DRAWER:inst2|CHARADDR[8]                                                                                    ; 3.567             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[5]                                          ; TEXT_DRAWER:inst2|CHARADDR[8]                                                                                    ; 3.567             ;
; snake:inst10|vga_char[9]~_emulated                                                                                               ; TEXT_DRAWER:inst2|OUTDATA[18]                                                                                    ; 3.536             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[9]                                          ; TEXT_DRAWER:inst2|OUTDATA[18]                                                                                    ; 3.536             ;
; clk_div:inst25|clock_100KHz                                                                                                      ; SeletorClock:inst20|clock_saida                                                                                  ; 3.512             ;
; snake:inst10|vga_char[6]~_emulated                                                                                               ; TEXT_DRAWER:inst2|CHARADDR[9]                                                                                    ; 3.458             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[6]                                          ; TEXT_DRAWER:inst2|CHARADDR[9]                                                                                    ; 3.458             ;
; CLOCK_50                                                                                                                         ; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|full_dff        ; 3.451             ;
; snake:inst10|vga_char[0]~_emulated                                                                                               ; TEXT_DRAWER:inst2|CHARADDR[3]                                                                                    ; 3.436             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[0]                                          ; TEXT_DRAWER:inst2|CHARADDR[3]                                                                                    ; 3.436             ;
; snake:inst10|vga_char[8]~_emulated                                                                                               ; TEXT_DRAWER:inst2|PREVCOLOR[0]                                                                                   ; 3.406             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[8]                                          ; TEXT_DRAWER:inst2|PREVCOLOR[0]                                                                                   ; 3.406             ;
; snake:inst10|vga_char[4]~_emulated                                                                                               ; TEXT_DRAWER:inst2|CHARADDR[7]                                                                                    ; 3.340             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[4]                                          ; TEXT_DRAWER:inst2|CHARADDR[7]                                                                                    ; 3.340             ;
; clk_div:inst25|clock_100hz_int                                                                                                   ; SeletorClock:inst20|clock_saida                                                                                  ; 3.296             ;
; clk_div:inst25|clock_10Hz_int                                                                                                    ; SeletorClock:inst20|clock_saida                                                                                  ; 3.283             ;
; snake:inst10|vga_char[11]~_emulated                                                                                              ; TEXT_DRAWER:inst2|DATA[20]                                                                                       ; 3.242             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[11]                                         ; TEXT_DRAWER:inst2|DATA[20]                                                                                       ; 3.242             ;
; snake:inst10|vga_char[2]~_emulated                                                                                               ; TEXT_DRAWER:inst2|PREVCHAR[2]                                                                                    ; 3.210             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[2]                                          ; TEXT_DRAWER:inst2|PREVCHAR[2]                                                                                    ; 3.210             ;
; snake:inst10|vga_pos[3]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[3]                                                                                    ; 3.197             ;
; snake:inst10|vga_char[1]~_emulated                                                                                               ; TEXT_DRAWER:inst2|PREVCHAR[1]                                                                                    ; 3.140             ;
; cenariomem:inst15|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|q_a[1]                                          ; TEXT_DRAWER:inst2|PREVCHAR[1]                                                                                    ; 3.140             ;
; clk_div:inst25|clock_10Khz_int                                                                                                   ; clk_div:inst25|clock_10KHz                                                                                       ; 2.899             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[7]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.886             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[6]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.884             ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|empty_dff                       ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[8]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[5]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[3]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[2]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[1]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[0]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[4]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Vcnt[9]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[7]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[6]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[5]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[4]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[3]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[2]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[1]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[0]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[9]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; VGA_MOD:inst|VGA_SYNC:inst|Hcnt[8]                                                                                               ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 2.868             ;
; clk_div:inst25|clock_1Mhz_int                                                                                                    ; clk_div:inst25|clock_1MHz                                                                                        ; 2.856             ;
; keyboard:inst14|ready_set                                                                                                        ; keyboard:inst14|ready_set                                                                                        ; 2.748             ;
; clk_div:inst25|clock_1KHz                                                                                                        ; SeletorClock:inst20|clock_saida                                                                                  ; 2.618             ;
; snake:inst10|vga_pos[2]                                                                                                          ; TEXT_DRAWER:inst2|PREVYPOS[2]                                                                                    ; 2.494             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|B[0]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1]                                   ; 2.431             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|G[0]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]                                   ; 2.418             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|R[2]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2]                                   ; 2.193             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|R[0]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1]                                   ; 2.190             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|R[3]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3]                                   ; 2.190             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|G[2]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                   ; 2.190             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|B[3]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3]                                   ; 2.190             ;
; clk_div:inst25|clock_1Hz_int                                                                                                     ; SeletorClock:inst20|clock_saida                                                                                  ; 2.181             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|G[3]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                   ; 2.176             ;
; VGA_MOD:inst|COLOR_BRIDGE:inst1|B[2]                                                                                             ; VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2]                                   ; 2.175             ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|usedw_is_2_dff                  ; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|low_addressa[6] ; 2.014             ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|usedw_is_1_dff                  ; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|low_addressa[6] ; 2.014             ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|wrreq_delaya[1]                 ; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|low_addressa[6] ; 2.002             ;
; snake:inst10|COBRAESTADO[1]                                                                                                      ; snake:inst10|INCCOBRA[3]                                                                                         ; 1.994             ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|wrreq_delaya[0]                 ; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|low_addressa[6] ; 1.963             ;
; VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram|q_b[15] ; VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|address_reg_a[2]   ; 1.908             ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "AP9"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (179010): REFCLK input I/O of auto-promoted clock driver PS2_CLK~inputCLKENA0 is not placed onto a dedicated REFCLK input pin
    Info (179012): Refclk input I/O pad PS2_CLK is placed onto PIN_D3
Warning (179010): REFCLK input I/O of auto-promoted clock driver KEY[0]~inputCLKENA0 is not placed onto a dedicated REFCLK input pin
    Info (179012): Refclk input I/O pad KEY[0] is placed onto PIN_U7
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 5 clocks (5 global)
    Info (11162): inst5~CLKENA0 with 187 fanout uses global clock CLKCTRL_G3
    Info (11162): CLOCK_50~inputCLKENA0 with 160 fanout uses global clock CLKCTRL_G7
    Info (11162): lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~CLKENA0 with 146 fanout uses global clock CLKCTRL_G2
    Info (11162): KEY[0]~inputCLKENA0 with 262 fanout uses global clock CLKCTRL_G6
    Info (11162): PS2_CLK~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G1
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "CLOCK2_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK3_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK4_50"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CKE"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CLK"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_LDQM"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_RAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_UDQM"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[6]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[1]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[2]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "PS2_CLK2"
    Warning (15710): Ignored I/O standard assignment to node "PS2_DAT2"
    Warning (15710): Ignored I/O standard assignment to node "RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[4]"
    Warning (15710): Ignored I/O standard assignment to node "SW[5]"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:14
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170089): 1e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 5.27 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file Z:/AP9 - DE0-CV - NOCPU/AP9.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 370 warnings
    Info: Peak virtual memory: 1095 megabytes
    Info: Processing ended: Fri Dec 02 11:50:13 2016
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:01:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Z:/AP9 - DE0-CV - NOCPU/AP9.fit.smsg.


