{
 "builder": {
  "_version": "2021.2_1",
  "_modelsim_ini": {
   "name": "/home/jitesh/Desktop/JFPU/.hdl_checker/modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "/home/jitesh/Desktop/JFPU/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "floatfixlib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vh_ux01v_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiPA",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "infact",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vhdlopt_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUPF",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "osvvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiRnm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee_env",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mc2_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "flps_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiAvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mgc_ams",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiOvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid22117.json",
   "__class__": "Path"
  },
  1716734412.3432047,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_divider.sv",
     "__class__": "Path"
    },
    "mtime": 1716732476.7935648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_divider.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_multiplier.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_divider.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_adder.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_divider.sv",
     "__class__": "Path"
    },
    "mtime": 1716732775.2933402,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_divider.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_adder.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_divider.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_multiplier.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/multiplier_normalizer.sv",
     "__class__": "Path"
    },
    "mtime": 1716732476.7935648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/addition_normalizer.sv",
     "__class__": "Path"
    },
    "mtime": 1716734379.728486,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_sqrt.sv",
     "__class__": "Path"
    },
    "mtime": 1716732775.2933402,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_sqrt.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_multiplier.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        3,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_sqrt.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_adder.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/addition_normalizer.sv",
     "__class__": "Path"
    },
    "mtime": 1716732476.7935648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",
     "__class__": "Path"
    },
    "mtime": 1716732775.2933402,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "multiplier_normalizer.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_multiplier.sv",
     "__class__": "Path"
    },
    "mtime": 1716732476.7935648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_multiplier.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "multiplier_normalizer.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",
     "__class__": "Path"
    },
    "mtime": 1716734366.1432822,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "addition_normalizer.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_adder.sv",
     "__class__": "Path"
    },
    "mtime": 1716732476.7935648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_adder.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "addition_normalizer.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/multiplier_normalizer.sv",
     "__class__": "Path"
    },
    "mtime": 1716732775.2933402,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_sqrt.sv",
     "__class__": "Path"
    },
    "mtime": 1716732476.7935648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_sqrt.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_multiplier.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        3,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_sqrt.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "fp_adder.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpewmn3fkz.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_divider.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3wrhi8fr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpenphscp_.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/addition_normalizer.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/jitesh/Desktop/JFPU/src-verilog/addition_normalizer.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_adder.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_multiplier.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_divider.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "divider",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_sqrt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "divider",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/multiplier_normalizer.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplication_normaliser",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/multiplier_normalizer.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplication_normaliser",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/demo.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "and",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/addition_normalizer.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "addition_normalizer",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/addition_normalizer.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "addition_normaliser",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_sqrt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "divider",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_divider.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "divider",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jitesh/Desktop/JFPU/src-verilog/fp_adder.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}