

================================================================
== Vivado HLS Report for 'generic_sincos_16_6_s'
================================================================
* Date:           Thu Feb 23 14:40:26 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cordic_circ_apfixed_18_3_0_s_fu_66  |cordic_circ_apfixed_18_3_0_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_V)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230]   --->   Operation 10 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "%sign0_V = icmp sgt i16 %in_V_read, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230]   --->   Operation 11 'icmp' 'sign0_V' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%inabs_V = sub i16 0, %in_V_read" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:237]   --->   Operation 12 'sub' 'inabs_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.24ns)   --->   "%p_Val2_s = select i1 %sign0_V, i16 %in_V_read, i16 %inabs_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:234]   --->   Operation 13 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V = zext i16 %p_Val2_s to i39" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 14 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_37 = mul i39 %r_V, 5340353" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 15 'mul' 'r_V_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ret_V = call i6 @_ssdm_op_PartSelect.i6.i39.i32.i32(i39 %r_V_37, i32 33, i32 38)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:65->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 16 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_V = call i2 @_ssdm_op_PartSelect.i2.i39.i32.i32(i39 %r_V_37, i32 33, i32 34)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:67->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 17 'partselect' 'k_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_34 = zext i6 %ret_V to i24" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 18 'zext' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.49ns) (grouped into DSP with root node ret_V_50)   --->   "%r_V_38 = mul i24 %r_V_34, 205887" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 19 'mul' 'r_V_38' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %p_Val2_s, i7 0)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 20 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i23 %lhs_V to i25" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 21 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into DSP with root node ret_V_50)   --->   "%rhs_V = zext i24 %r_V_38 to i25" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 22 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_50 = sub i25 %zext_ln728, %rhs_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 23 'sub' 'ret_V_50' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_45 = call i17 @_ssdm_op_PartSelect.i17.i25.i32.i32(i25 %ret_V_50, i32 1, i32 17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 24 'partselect' 'p_Val2_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %k_V, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 25 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V_10 = zext i17 %p_Val2_45 to i18" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 26 'zext' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %ret_V_50, i32 2, i32 17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 27 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%z_V = zext i16 %trunc_ln708_s to i17" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 28 'zext' 'z_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%ret_V_51 = sub i18 102943, %rhs_V_10" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:254]   --->   Operation 29 'sub' 'ret_V_51' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%trunc_ln708_16 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %ret_V_51, i32 1, i32 17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:254]   --->   Operation 30 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.34ns)   --->   "%icmp_ln251 = icmp eq i2 %k_V, -1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 31 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%or_ln251 = or i1 %icmp_ln251, %icmp_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 32 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.26ns) (out node of the LUT)   --->   "%z_V_1 = select i1 %or_ln251, i17 %trunc_ln708_16, i17 %z_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 33 'select' 'z_V_1' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.34ns)   --->   "%icmp_ln879_1 = icmp eq i2 %k_V, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 34 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 35 [6/6] (4.25ns)   --->   "%y_V = call fastcc i18 @"cordic_circ_apfixed<18, 3, 0>"(i17 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 35 'call' 'y_V' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 36 [5/6] (4.36ns)   --->   "%y_V = call fastcc i18 @"cordic_circ_apfixed<18, 3, 0>"(i17 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 36 'call' 'y_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 37 [4/6] (4.36ns)   --->   "%y_V = call fastcc i18 @"cordic_circ_apfixed<18, 3, 0>"(i17 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 37 'call' 'y_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 38 [3/6] (4.36ns)   --->   "%y_V = call fastcc i18 @"cordic_circ_apfixed<18, 3, 0>"(i17 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 38 'call' 'y_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 39 [2/6] (4.36ns)   --->   "%y_V = call fastcc i18 @"cordic_circ_apfixed<18, 3, 0>"(i17 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 39 'call' 'y_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 40 [1/6] (3.27ns)   --->   "%y_V = call fastcc i18 @"cordic_circ_apfixed<18, 3, 0>"(i17 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 40 'call' 'y_V' <Predicate = true> <Delay = 3.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %y_V, i32 5, i32 16)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:275]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i18 %y_V to i19" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 42 'zext' 'zext_ln703' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.79ns)   --->   "%sub_ln1253 = sub i19 0, %zext_ln703" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 43 'sub' 'sub_ln1253' <Predicate = (!icmp_ln879_1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_48)   --->   "%trunc_ln708_17 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1253, i32 5, i32 16)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 44 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_48)   --->   "%select_ln879 = select i1 %icmp_ln879_1, i12 %trunc_ln, i12 %trunc_ln708_17" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 45 'select' 'select_ln879' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_48)   --->   "%xor_ln879 = xor i1 %icmp_ln879_1, true" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 46 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_48)   --->   "%and_ln879 = and i1 %icmp_ln879, %xor_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 47 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_48 = select i1 %and_ln879, i12 %trunc_ln, i12 %select_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 48 'select' 'p_Val2_48' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.04>
ST_9 : Operation 49 [1/1] (0.74ns)   --->   "%sub_ln703 = sub i12 0, %p_Val2_48" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:292]   --->   Operation 49 'sub' 'sub_ln703' <Predicate = (!sign0_V)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.29ns)   --->   "%p_Val2_49 = select i1 %sign0_V, i12 %p_Val2_48, i12 %sub_ln703" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:291]   --->   Operation 50 'select' 'p_Val2_49' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "ret i12 %p_Val2_49" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:291]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read      (read          ) [ 0000000000]
sign0_V        (icmp          ) [ 0111111111]
inabs_V        (sub           ) [ 0000000000]
p_Val2_s       (select        ) [ 0110000000]
r_V            (zext          ) [ 0000000000]
r_V_37         (mul           ) [ 0000000000]
ret_V          (partselect    ) [ 0110000000]
k_V            (partselect    ) [ 0110000000]
r_V_34         (zext          ) [ 0000000000]
r_V_38         (mul           ) [ 0000000000]
lhs_V          (bitconcatenate) [ 0000000000]
zext_ln728     (zext          ) [ 0000000000]
rhs_V          (zext          ) [ 0000000000]
ret_V_50       (sub           ) [ 0000000000]
p_Val2_45      (partselect    ) [ 0000000000]
icmp_ln879     (icmp          ) [ 0101111110]
rhs_V_10       (zext          ) [ 0000000000]
trunc_ln708_s  (partselect    ) [ 0000000000]
z_V            (zext          ) [ 0000000000]
ret_V_51       (sub           ) [ 0000000000]
trunc_ln708_16 (partselect    ) [ 0000000000]
icmp_ln251     (icmp          ) [ 0000000000]
or_ln251       (or            ) [ 0000000000]
z_V_1          (select        ) [ 0101111110]
icmp_ln879_1   (icmp          ) [ 0101111110]
y_V            (call          ) [ 0000000000]
trunc_ln       (partselect    ) [ 0000000000]
zext_ln703     (zext          ) [ 0000000000]
sub_ln1253     (sub           ) [ 0000000000]
trunc_ln708_17 (partselect    ) [ 0000000000]
select_ln879   (select        ) [ 0000000000]
xor_ln879      (xor           ) [ 0000000000]
and_ln879      (and           ) [ 0000000000]
p_Val2_48      (select        ) [ 0100000001]
sub_ln703      (sub           ) [ 0000000000]
p_Val2_49      (select        ) [ 0000000000]
ret_ln291      (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_circ_apfixed<18, 3, 0>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_cordic_circ_apfixed_18_3_0_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="1"/>
<pin id="69" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sign0_V_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sign0_V/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="inabs_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="inabs_V/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_Val2_s_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="r_V_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="ret_V_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="39" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="0" index="3" bw="7" slack="0"/>
<pin id="100" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="k_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="39" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="0" index="3" bw="7" slack="0"/>
<pin id="109" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r_V_34_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_34/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lhs_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="23" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="1"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln728_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="23" slack="0"/>
<pin id="125" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Val2_45_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="0"/>
<pin id="129" dir="0" index="1" bw="25" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_45/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln879_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="rhs_V_10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="0"/>
<pin id="143" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_10/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln708_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="6" slack="0"/>
<pin id="150" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="z_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z_V/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ret_V_51_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="18" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_51/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln708_16_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="0"/>
<pin id="166" dir="0" index="1" bw="18" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_16/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln251_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln251_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="z_V_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="17" slack="0"/>
<pin id="188" dir="0" index="2" bw="16" slack="0"/>
<pin id="189" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln879_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="18" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln703_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln1253_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1253/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln708_17_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="19" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_17/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln879_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="6"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="0"/>
<pin id="232" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xor_ln879_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="6"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln879_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="6"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_48_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_48/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln703_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="1"/>
<pin id="256" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_49_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="8"/>
<pin id="260" dir="0" index="1" bw="12" slack="1"/>
<pin id="261" dir="0" index="2" bw="12" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_49/9 "/>
</bind>
</comp>

<comp id="264" class="1007" name="r_V_37_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="39" slack="0"/>
<pin id="267" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/1 "/>
</bind>
</comp>

<comp id="272" class="1007" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="0" index="2" bw="23" slack="0"/>
<pin id="276" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_38/2 rhs_V/2 ret_V_50/2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="sign0_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="8"/>
<pin id="284" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="sign0_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_Val2_s_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="292" class="1005" name="ret_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="297" class="1005" name="k_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="1"/>
<pin id="299" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln879_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="6"/>
<pin id="306" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="309" class="1005" name="z_V_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="1"/>
<pin id="311" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="z_V_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln879_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="6"/>
<pin id="316" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_Val2_48_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="1"/>
<pin id="322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="60" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="60" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="71" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="60" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="77" pin="2"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="127" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="157"><net_src comp="145" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="141" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="136" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="164" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="154" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="66" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="66" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="233"><net_src comp="198" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="218" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="198" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="228" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="91" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="271"><net_src comp="264" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="277"><net_src comp="113" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="123" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="281"><net_src comp="272" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="285"><net_src comp="71" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="290"><net_src comp="83" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="295"><net_src comp="95" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="300"><net_src comp="104" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="307"><net_src comp="136" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="312"><net_src comp="185" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="317"><net_src comp="193" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="323"><net_src comp="245" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="258" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_sincos<16, 6> : in_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		r_V : 2
		r_V_37 : 3
		ret_V : 4
		k_V : 4
	State 2
		r_V_38 : 1
		zext_ln728 : 1
		rhs_V : 2
		ret_V_50 : 3
		p_Val2_45 : 4
		rhs_V_10 : 5
		trunc_ln708_s : 4
		z_V : 5
		ret_V_51 : 6
		trunc_ln708_16 : 7
		or_ln251 : 1
		z_V_1 : 8
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		trunc_ln : 1
		zext_ln703 : 1
		sub_ln1253 : 2
		trunc_ln708_17 : 3
		select_ln879 : 4
		p_Val2_48 : 5
	State 9
		p_Val2_49 : 1
		ret_ln291 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_cordic_circ_apfixed_18_3_0_s_fu_66 |    0    |   256   |   2802  |
|----------|----------------------------------------|---------|---------|---------|
|          |              inabs_V_fu_77             |    0    |    0    |    23   |
|    sub   |             ret_V_51_fu_158            |    0    |    0    |    25   |
|          |            sub_ln1253_fu_212           |    0    |    0    |    25   |
|          |            sub_ln703_fu_253            |    0    |    0    |    19   |
|----------|----------------------------------------|---------|---------|---------|
|          |             p_Val2_s_fu_83             |    0    |    0    |    16   |
|          |              z_V_1_fu_185              |    0    |    0    |    17   |
|  select  |           select_ln879_fu_228          |    0    |    0    |    12   |
|          |            p_Val2_48_fu_245            |    0    |    0    |    12   |
|          |            p_Val2_49_fu_258            |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |              sign0_V_fu_71             |    0    |    0    |    13   |
|   icmp   |            icmp_ln879_fu_136           |    0    |    0    |    8    |
|          |            icmp_ln251_fu_174           |    0    |    0    |    8    |
|          |           icmp_ln879_1_fu_193          |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|    or    |             or_ln251_fu_179            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    xor   |            xor_ln879_fu_235            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    and   |            and_ln879_fu_240            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |              r_V_37_fu_264             |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  mulsub  |               grp_fu_272               |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   read   |          in_V_read_read_fu_60          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |                r_V_fu_91               |    0    |    0    |    0    |
|          |              r_V_34_fu_113             |    0    |    0    |    0    |
|   zext   |            zext_ln728_fu_123           |    0    |    0    |    0    |
|          |             rhs_V_10_fu_141            |    0    |    0    |    0    |
|          |               z_V_fu_154               |    0    |    0    |    0    |
|          |            zext_ln703_fu_208           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               ret_V_fu_95              |    0    |    0    |    0    |
|          |               k_V_fu_104               |    0    |    0    |    0    |
|          |            p_Val2_45_fu_127            |    0    |    0    |    0    |
|partselect|          trunc_ln708_s_fu_145          |    0    |    0    |    0    |
|          |          trunc_ln708_16_fu_164         |    0    |    0    |    0    |
|          |             trunc_ln_fu_198            |    0    |    0    |    0    |
|          |          trunc_ln708_17_fu_218         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              lhs_V_fu_116              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    2    |   256   |   3006  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|icmp_ln879_1_reg_314|    1   |
| icmp_ln879_reg_304 |    1   |
|     k_V_reg_297    |    2   |
|  p_Val2_48_reg_320 |   12   |
|  p_Val2_s_reg_287  |   16   |
|    ret_V_reg_292   |    6   |
|   sign0_V_reg_282  |    1   |
|    z_V_1_reg_309   |   17   |
+--------------------+--------+
|        Total       |   56   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   256  |  3006  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   312  |  3006  |
+-----------+--------+--------+--------+
