<dec f='linux/drivers/gpu/drm/i915/i915_drv.h' l='1116' type='int'/>
<offset>128</offset>
<doc f='linux/drivers/gpu/drm/i915/i915_drv.h' l='1110'>/*
			 * Display surface base address adjustement for
			 * pageflips. Note that on gen4+ this only adjusts up
			 * to a tile, offsets within a tile are handled in
			 * the hw itself (with the TILEOFF register).
			 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_fbc.c' l='730' u='r' c='intel_fbc_hw_tracking_covers_screen'/>
<use f='linux/drivers/gpu/drm/i915/intel_fbc.c' l='760' u='w' c='intel_fbc_update_state_cache'/>
