// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mmcpy_outputpixel_HH_
#define _mmcpy_outputpixel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mmcpy_outputport.h"
#include "mmcpy_outputport1.h"

namespace ap_rtl {

struct mmcpy_outputpixel : public sc_module {
    // Port declarations 112
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_Output_r_AWVALID;
    sc_in< sc_logic > m_axi_Output_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_Output_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_Output_r_AWID;
    sc_out< sc_lv<32> > m_axi_Output_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_Output_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_Output_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_Output_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_Output_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_Output_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_Output_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_Output_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_Output_r_AWUSER;
    sc_out< sc_logic > m_axi_Output_r_WVALID;
    sc_in< sc_logic > m_axi_Output_r_WREADY;
    sc_out< sc_lv<32> > m_axi_Output_r_WDATA;
    sc_out< sc_lv<4> > m_axi_Output_r_WSTRB;
    sc_out< sc_logic > m_axi_Output_r_WLAST;
    sc_out< sc_lv<1> > m_axi_Output_r_WID;
    sc_out< sc_lv<1> > m_axi_Output_r_WUSER;
    sc_out< sc_logic > m_axi_Output_r_ARVALID;
    sc_in< sc_logic > m_axi_Output_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_Output_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_Output_r_ARID;
    sc_out< sc_lv<32> > m_axi_Output_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_Output_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_Output_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_Output_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_Output_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_Output_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_Output_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_Output_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_Output_r_ARUSER;
    sc_in< sc_logic > m_axi_Output_r_RVALID;
    sc_out< sc_logic > m_axi_Output_r_RREADY;
    sc_in< sc_lv<32> > m_axi_Output_r_RDATA;
    sc_in< sc_logic > m_axi_Output_r_RLAST;
    sc_in< sc_lv<1> > m_axi_Output_r_RID;
    sc_in< sc_lv<1> > m_axi_Output_r_RUSER;
    sc_in< sc_lv<2> > m_axi_Output_r_RRESP;
    sc_in< sc_logic > m_axi_Output_r_BVALID;
    sc_out< sc_logic > m_axi_Output_r_BREADY;
    sc_in< sc_lv<2> > m_axi_Output_r_BRESP;
    sc_in< sc_lv<1> > m_axi_Output_r_BID;
    sc_in< sc_lv<1> > m_axi_Output_r_BUSER;
    sc_in< sc_lv<30> > Output_offset;
    sc_out< sc_logic > m_axi_Output1_AWVALID;
    sc_in< sc_logic > m_axi_Output1_AWREADY;
    sc_out< sc_lv<32> > m_axi_Output1_AWADDR;
    sc_out< sc_lv<1> > m_axi_Output1_AWID;
    sc_out< sc_lv<32> > m_axi_Output1_AWLEN;
    sc_out< sc_lv<3> > m_axi_Output1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_Output1_AWBURST;
    sc_out< sc_lv<2> > m_axi_Output1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_Output1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_Output1_AWPROT;
    sc_out< sc_lv<4> > m_axi_Output1_AWQOS;
    sc_out< sc_lv<4> > m_axi_Output1_AWREGION;
    sc_out< sc_lv<1> > m_axi_Output1_AWUSER;
    sc_out< sc_logic > m_axi_Output1_WVALID;
    sc_in< sc_logic > m_axi_Output1_WREADY;
    sc_out< sc_lv<32> > m_axi_Output1_WDATA;
    sc_out< sc_lv<4> > m_axi_Output1_WSTRB;
    sc_out< sc_logic > m_axi_Output1_WLAST;
    sc_out< sc_lv<1> > m_axi_Output1_WID;
    sc_out< sc_lv<1> > m_axi_Output1_WUSER;
    sc_out< sc_logic > m_axi_Output1_ARVALID;
    sc_in< sc_logic > m_axi_Output1_ARREADY;
    sc_out< sc_lv<32> > m_axi_Output1_ARADDR;
    sc_out< sc_lv<1> > m_axi_Output1_ARID;
    sc_out< sc_lv<32> > m_axi_Output1_ARLEN;
    sc_out< sc_lv<3> > m_axi_Output1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_Output1_ARBURST;
    sc_out< sc_lv<2> > m_axi_Output1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_Output1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_Output1_ARPROT;
    sc_out< sc_lv<4> > m_axi_Output1_ARQOS;
    sc_out< sc_lv<4> > m_axi_Output1_ARREGION;
    sc_out< sc_lv<1> > m_axi_Output1_ARUSER;
    sc_in< sc_logic > m_axi_Output1_RVALID;
    sc_out< sc_logic > m_axi_Output1_RREADY;
    sc_in< sc_lv<32> > m_axi_Output1_RDATA;
    sc_in< sc_logic > m_axi_Output1_RLAST;
    sc_in< sc_lv<1> > m_axi_Output1_RID;
    sc_in< sc_lv<1> > m_axi_Output1_RUSER;
    sc_in< sc_lv<2> > m_axi_Output1_RRESP;
    sc_in< sc_logic > m_axi_Output1_BVALID;
    sc_out< sc_logic > m_axi_Output1_BREADY;
    sc_in< sc_lv<2> > m_axi_Output1_BRESP;
    sc_in< sc_lv<1> > m_axi_Output1_BID;
    sc_in< sc_lv<1> > m_axi_Output1_BUSER;
    sc_in< sc_lv<30> > Output1_offset;
    sc_out< sc_lv<8> > output_tmp_address0;
    sc_out< sc_logic > output_tmp_ce0;
    sc_in< sc_lv<32> > output_tmp_q0;
    sc_out< sc_lv<8> > output_tmp1_address0;
    sc_out< sc_logic > output_tmp1_ce0;
    sc_in< sc_lv<32> > output_tmp1_q0;
    sc_in< sc_lv<6> > tm_V_6;
    sc_in< sc_lv<5> > mLoop1_V;
    sc_in< sc_lv<6> > mLoop2_V;
    sc_in< sc_lv<32> > outputoffsetarray_0;
    sc_in< sc_lv<32> > outputoffsetarray_1;
    sc_in< sc_lv<8> > OutputLength;
    sc_in< sc_lv<8> > OutputLength1;
    sc_in< sc_logic > enable;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;


    // Module declarations
    mmcpy_outputpixel(sc_module_name name);
    SC_HAS_PROCESS(mmcpy_outputpixel);

    ~mmcpy_outputpixel();

    sc_trace_file* mVcdFile;

    mmcpy_outputport* grp_mmcpy_outputport_fu_124;
    mmcpy_outputport1* grp_mmcpy_outputport1_fu_142;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > enable_read_read_fu_64_p2;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_ap_start;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_ap_done;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_m_axi_Output_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_m_axi_Output_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport_fu_124_m_axi_Output_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_m_axi_Output_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_m_axi_Output_r_BREADY;
    sc_signal< sc_lv<8> > grp_mmcpy_outputport_fu_124_output_tmp_address0;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_output_tmp_ce0;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_ap_start;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_ap_done;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_m_axi_Output_r_BREADY;
    sc_signal< sc_lv<8> > grp_mmcpy_outputport1_fu_142_output_tmp_address0;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_output_tmp_ce0;
    sc_signal< sc_logic > grp_mmcpy_outputport_fu_124_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_mmcpy_outputport1_fu_142_ap_start_reg;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_enable_read_read_fu_64_p2();
    void thread_grp_mmcpy_outputport1_fu_142_ap_start();
    void thread_grp_mmcpy_outputport_fu_124_ap_start();
    void thread_m_axi_Output1_ARADDR();
    void thread_m_axi_Output1_ARBURST();
    void thread_m_axi_Output1_ARCACHE();
    void thread_m_axi_Output1_ARID();
    void thread_m_axi_Output1_ARLEN();
    void thread_m_axi_Output1_ARLOCK();
    void thread_m_axi_Output1_ARPROT();
    void thread_m_axi_Output1_ARQOS();
    void thread_m_axi_Output1_ARREGION();
    void thread_m_axi_Output1_ARSIZE();
    void thread_m_axi_Output1_ARUSER();
    void thread_m_axi_Output1_ARVALID();
    void thread_m_axi_Output1_AWADDR();
    void thread_m_axi_Output1_AWBURST();
    void thread_m_axi_Output1_AWCACHE();
    void thread_m_axi_Output1_AWID();
    void thread_m_axi_Output1_AWLEN();
    void thread_m_axi_Output1_AWLOCK();
    void thread_m_axi_Output1_AWPROT();
    void thread_m_axi_Output1_AWQOS();
    void thread_m_axi_Output1_AWREGION();
    void thread_m_axi_Output1_AWSIZE();
    void thread_m_axi_Output1_AWUSER();
    void thread_m_axi_Output1_AWVALID();
    void thread_m_axi_Output1_BREADY();
    void thread_m_axi_Output1_RREADY();
    void thread_m_axi_Output1_WDATA();
    void thread_m_axi_Output1_WID();
    void thread_m_axi_Output1_WLAST();
    void thread_m_axi_Output1_WSTRB();
    void thread_m_axi_Output1_WUSER();
    void thread_m_axi_Output1_WVALID();
    void thread_m_axi_Output_r_ARADDR();
    void thread_m_axi_Output_r_ARBURST();
    void thread_m_axi_Output_r_ARCACHE();
    void thread_m_axi_Output_r_ARID();
    void thread_m_axi_Output_r_ARLEN();
    void thread_m_axi_Output_r_ARLOCK();
    void thread_m_axi_Output_r_ARPROT();
    void thread_m_axi_Output_r_ARQOS();
    void thread_m_axi_Output_r_ARREGION();
    void thread_m_axi_Output_r_ARSIZE();
    void thread_m_axi_Output_r_ARUSER();
    void thread_m_axi_Output_r_ARVALID();
    void thread_m_axi_Output_r_AWADDR();
    void thread_m_axi_Output_r_AWBURST();
    void thread_m_axi_Output_r_AWCACHE();
    void thread_m_axi_Output_r_AWID();
    void thread_m_axi_Output_r_AWLEN();
    void thread_m_axi_Output_r_AWLOCK();
    void thread_m_axi_Output_r_AWPROT();
    void thread_m_axi_Output_r_AWQOS();
    void thread_m_axi_Output_r_AWREGION();
    void thread_m_axi_Output_r_AWSIZE();
    void thread_m_axi_Output_r_AWUSER();
    void thread_m_axi_Output_r_AWVALID();
    void thread_m_axi_Output_r_BREADY();
    void thread_m_axi_Output_r_RREADY();
    void thread_m_axi_Output_r_WDATA();
    void thread_m_axi_Output_r_WID();
    void thread_m_axi_Output_r_WLAST();
    void thread_m_axi_Output_r_WSTRB();
    void thread_m_axi_Output_r_WUSER();
    void thread_m_axi_Output_r_WVALID();
    void thread_output_tmp1_address0();
    void thread_output_tmp1_ce0();
    void thread_output_tmp_address0();
    void thread_output_tmp_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
