<profile>

<section name = "Vivado HLS Report for 'mparam'" level="0">
<item name = "Date">Wed Apr 21 15:56:31 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">5_mplane_hls_ip</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20, 0.721, 0.40</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 499, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_296">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op12_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op8_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_88_p3">and, 0, 0, 2, 1, 0</column>
<column name="out1data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out1data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out2data_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out2data_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out1data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out2data_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="indata_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="mplane_state">15, 3, 2, 6</column>
<column name="out1data_V_1_data_in">15, 3, 112, 336</column>
<column name="out1data_V_1_data_out">9, 2, 112, 224</column>
<column name="out1data_V_1_state">15, 3, 2, 6</column>
<column name="out1data_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out2data_V_V_1_data_out">9, 2, 16, 32</column>
<column name="out2data_V_V_1_state">15, 3, 2, 6</column>
<column name="out2data_V_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="datainp1_V">64, 0, 64, 0</column>
<column name="datainp2_V">64, 0, 64, 0</column>
<column name="l1_inp1_dmac_V">48, 0, 48, 0</column>
<column name="l1_inp1_smac_V">48, 0, 48, 0</column>
<column name="mplane_state">2, 0, 2, 0</column>
<column name="mplane_state_load_reg_256">2, 0, 2, 0</column>
<column name="mplane_state_load_reg_256_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="out1data_V_1_payload_A">112, 0, 112, 0</column>
<column name="out1data_V_1_payload_B">112, 0, 112, 0</column>
<column name="out1data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out1data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out1data_V_1_state">2, 0, 2, 0</column>
<column name="out2data_V_V_1_payload_A">16, 0, 16, 0</column>
<column name="out2data_V_V_1_payload_B">16, 0, 16, 0</column>
<column name="out2data_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out2data_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out2data_V_V_1_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, mparam, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, mparam, return value</column>
<column name="indata_V_V_TDATA">in, 64, axis, indata_V_V, pointer</column>
<column name="indata_V_V_TVALID">in, 1, axis, indata_V_V, pointer</column>
<column name="indata_V_V_TREADY">out, 1, axis, indata_V_V, pointer</column>
<column name="out1data_V_TDATA">out, 112, axis, out1data_V, pointer</column>
<column name="out1data_V_TVALID">out, 1, axis, out1data_V, pointer</column>
<column name="out1data_V_TREADY">in, 1, axis, out1data_V, pointer</column>
<column name="out2data_V_V_TDATA">out, 16, axis, out2data_V_V, pointer</column>
<column name="out2data_V_V_TVALID">out, 1, axis, out2data_V_V, pointer</column>
<column name="out2data_V_V_TREADY">in, 1, axis, out2data_V_V, pointer</column>
<column name="state_out_V">out, 8, ap_none, state_out_V, pointer</column>
</table>
</item>
</section>
</profile>
