[Inputs]
clk
reset
load
c_in
=a[7:0]=
=b[7:0]=
[Outputs]
c_out
=sum[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel bit_serial

