5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (report4.2.vcd) 2 -v (report4.2.v) 2 -o (report4.2.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 report4.2.v 8 26 1 
2 1 12 12 12 360036 1 1 1004 0 0 1 1 d
2 2 12 12 12 350036 1 1b 1008 1 0 1 18 0 1 0 1 0 0
2 3 12 12 12 300030 1 1 1004 0 0 1 1 c
2 4 12 12 12 2f0030 1 1b 1008 3 0 1 18 0 1 0 1 0 0
2 5 12 12 12 2b002b 1 1 1008 0 0 1 1 b
2 6 12 12 12 2a0031 1 9 201188 4 5 1 18 0 1 1 1 0 0
2 7 12 12 12 290037 1 8 201208 2 6 1 18 0 1 0 0 1 0
2 8 12 12 12 240024 1 1 1004 0 0 1 1 d
2 9 12 12 12 1f001f 1 1 1004 0 0 1 1 c
2 10 12 12 12 1b001b 1 1 1008 0 0 1 1 b
2 11 12 12 12 1a0020 1 8 201104 9 10 1 18 0 1 0 1 0 0
2 12 12 12 12 190025 1 8 201184 8 11 1 18 0 1 1 1 0 0
2 13 12 12 12 140014 1 1 1004 0 0 1 1 d
2 14 12 12 12 f000f 1 1 1004 0 0 1 1 c
2 15 12 12 12 b000b 1 1 1008 0 0 1 1 b
2 16 12 12 12 a0010 1 9 201108 14 15 1 18 0 1 1 0 0 0
2 17 12 12 12 90015 1 8 201104 13 16 1 18 0 1 0 1 0 0
2 18 12 12 12 90025 1 9 1044 12 17 1 18 0 1 0 0 1 0
2 19 12 12 12 90037 1 9 1088 7 18 1 18 0 1 0 1 0 0
2 20 12 12 12 50005 0 1 1410 0 0 1 1 a
2 21 12 12 12 50037 2 36 a 19 20
2 22 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 10 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 10 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 d 3 10 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 a 4 12 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 21 f 21 21 21
4 22 1 0 0 22
3 1 main.u$0 "main.u$0" 0 report4.2.v 14 24 1 
2 23 19 19 19 50008 1 0 21008 0 0 1 16 1 0
2 24 19 19 19 10001 0 1 1410 0 0 1 1 b
2 25 19 19 19 10008 1 37 1a 23 24
2 26 20 20 20 50008 1 0 21004 0 0 1 16 0 0
2 27 20 20 20 10001 0 1 1410 0 0 1 1 c
2 28 20 20 20 10008 1 37 16 26 27
2 29 21 21 21 50008 1 0 21004 0 0 1 16 0 0
2 30 21 21 21 10001 0 1 1410 0 0 1 1 d
2 31 21 21 21 10008 1 37 16 29 30
2 32 22 22 22 9000a 1 0 1008 0 0 32 48 a 0
2 33 22 22 22 8000a 2 2c 900a 32 0 32 18 0 ffffffff 0 0 0 0
2 34 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 34 0 0 0 25
4 25 11 28 28 25
4 28 0 31 31 25
4 31 0 33 33 25
4 33 0 34 0 25
