
*** Running vivado
    with args -log axi_test_my_axi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_test_my_axi_master_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_test_my_axi_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jialf/Desktop/fpgaModule/axi_master/ip_repo/my_axi_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jialf/Desktop/fpgaModule/axi_master/ip_repo/my_axi_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top axi_test_my_axi_master_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12368 
WARNING: [Synth 8-2507] parameter declaration becomes local in my_axi_master_v1_0_M00_AXI with formal parameter declaration list [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:124]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 478.742 ; gain = 105.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_test_my_axi_master_0_0' [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ip/axi_test_my_axi_master_0_0/synth/axi_test_my_axi_master_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'my_axi_master_v1_0' [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0.v:4]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_axi_master_v1_0_M00_AXI' [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:4]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 1 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 0 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:528]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:454]
WARNING: [Synth 8-6014] Unused sequential element axi_wdata_reg was removed.  [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:470]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:485]
INFO: [Synth 8-6155] done synthesizing module 'my_axi_master_v1_0_M00_AXI' (1#1) [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'my_axi_master_v1_0' (2#1) [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_my_axi_master_0_0' (3#1) [c:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/ip/axi_test_my_axi_master_0_0/synth/axi_test_my_axi_master_0_0.v:57]
WARNING: [Synth 8-3331] design my_axi_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design my_axi_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 512.922 ; gain = 139.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 512.922 ; gain = 139.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 512.922 ; gain = 139.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.391 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 866.164 ; gain = 2.773
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 866.164 ; gain = 493.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 866.164 ; gain = 493.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 866.164 ; gain = 493.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'my_axi_master_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'my_axi_master_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 866.164 ; gain = 493.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_axi_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_test_my_axi_master_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design axi_test_my_axi_master_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_test_my_axi_master_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[1]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[2]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[3]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[4]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[5]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[6]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[7]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[8]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[9]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[10]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[11]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[12]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[13]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[14]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[15]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[16]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[17]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[18]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[19]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[20]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[21]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[22]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[23]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[24]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[25]' (FDSE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[26]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[27]' (FDSE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[28]' (FDRE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[29]' (FDSE) to 'inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/my_axi_master_v1_0_M00_AXI_inst/expected_rdata_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 866.164 ; gain = 493.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 872.047 ; gain = 498.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 872.195 ; gain = 499.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |     8|
|4     |LUT3   |    15|
|5     |LUT4   |     5|
|6     |LUT5   |     2|
|7     |LUT6   |     9|
|8     |FDRE   |    24|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |    67|
|2     |  inst                              |my_axi_master_v1_0         |    67|
|3     |    my_axi_master_v1_0_M00_AXI_inst |my_axi_master_v1_0_M00_AXI |    67|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 882.367 ; gain = 156.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.367 ; gain = 509.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 897.652 ; gain = 536.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.runs/axi_test_my_axi_master_0_0_synth_1/axi_test_my_axi_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_test_my_axi_master_0_0, cache-ID = bf9d27761af7547a
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.runs/axi_test_my_axi_master_0_0_synth_1/axi_test_my_axi_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_test_my_axi_master_0_0_utilization_synth.rpt -pb axi_test_my_axi_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 21:50:26 2022...
