Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/jen/CompArch/ChampSim/server_026.champsimtrace.xz
CPU 0 Temporal Ancestry L1I prefetcher
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3561348 heartbeat IPC: 2.80793 cumulative IPC: 2.80793 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7128542 heartbeat IPC: 2.80332 cumulative IPC: 2.80562 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10686089 heartbeat IPC: 2.81093 cumulative IPC: 2.80739 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14253257 heartbeat IPC: 2.80335 cumulative IPC: 2.80638 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17811416 heartbeat IPC: 2.81044 cumulative IPC: 2.80719 (Simulation time: 0 hr 2 min 28 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17811417 (Simulation time: 0 hr 2 min 28 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /home/jen/CompArch/ChampSim/server_026.champsimtrace.xz
Heartbeat CPU 0 instructions: 60000000 cycles: 30642007 heartbeat IPC: 0.779387 cumulative IPC: 0.779387 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 43227399 heartbeat IPC: 0.794572 cumulative IPC: 0.786906 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 55929286 heartbeat IPC: 0.787285 cumulative IPC: 0.787032 (Simulation time: 0 hr 3 min 52 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 68460118 heartbeat IPC: 0.798031 cumulative IPC: 0.789754 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 81174510 heartbeat IPC: 0.78651 cumulative IPC: 0.789103 (Simulation time: 0 hr 4 min 49 sec) 
Finished CPU 0 instructions: 50000000 cycles: 63363094 cumulative IPC: 0.789103 (Simulation time: 0 hr 4 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.789103 instructions: 50000000 cycles: 63363094
L1D TOTAL     ACCESS:   22397311  HIT:   20750500  MISS:    1646811
L1D LOAD      ACCESS:    8209188  HIT:    7489021  MISS:     720167
L1D RFO       ACCESS:    6315037  HIT:    6028269  MISS:     286768
L1D PREFETCH  ACCESS:    7873086  HIT:    7233210  MISS:     639876
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8275884  ISSUED:    8142563  USEFUL:     160779  USELESS:     479107
L1D AVERAGE MISS LATENCY: 37.3228 cycles
L1I TOTAL     ACCESS:   20648143  HIT:    7784535  MISS:   12863608
L1I LOAD      ACCESS:    9438365  HIT:    6879677  MISS:    2558688
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   11209778  HIT:     904858  MISS:   10304920
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   18604954  ISSUED:   18592128  USEFUL:     783180  USELESS:    9521703
L1I AVERAGE MISS LATENCY: 23.6755 cycles
L2C TOTAL     ACCESS:   15846352  HIT:   11168343  MISS:    4678009
L2C LOAD      ACCESS:    2633693  HIT:    1471023  MISS:    1162670
L2C RFO       ACCESS:     283068  HIT:      85170  MISS:     197898
L2C PREFETCH  ACCESS:   12368357  HIT:    9098702  MISS:    3269655
L2C WRITEBACK ACCESS:     561234  HIT:     513448  MISS:      47786
L2C PREFETCH  REQUESTED:    2855461  ISSUED:    2855192  USEFUL:     143297  USELESS:    3125811
L2C AVERAGE MISS LATENCY: 38.2562 cycles
LLC TOTAL     ACCESS:    6359408  HIT:    6061560  MISS:     297848
LLC LOAD      ACCESS:    1162595  HIT:    1144116  MISS:      18479
LLC RFO       ACCESS:     197892  HIT:     178900  MISS:      18992
LLC PREFETCH  ACCESS:    4608551  HIT:    4348555  MISS:     259996
LLC WRITEBACK ACCESS:     390370  HIT:     389989  MISS:        381
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2782  USELESS:     256655
LLC AVERAGE MISS LATENCY: 170.778 cycles
Major fault: 0 Minor fault: 2172
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      44803  ROW_BUFFER_MISS:     252605
 DBUS_CONGESTED:      41954
 WQ ROW_BUFFER_HIT:       4389  ROW_BUFFER_MISS:      20539  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.822% MPKI: 0.32584 Average ROB Occupancy at Mispredict: 97.1596

Branch types
NOT_BRANCH: 40848528 81.6971%
BRANCH_DIRECT_JUMP: 522045 1.04409%
BRANCH_INDIRECT: 204034 0.408068%
BRANCH_CONDITIONAL: 6212952 12.4259%
BRANCH_DIRECT_CALL: 932389 1.86478%
BRANCH_INDIRECT_CALL: 173764 0.347528%
BRANCH_RETURN: 1106149 2.2123%
BRANCH_OTHER: 0 0%

