<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='265' type='bool llvm::MCInstrDesc::isPseudo() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='263'>/// Return true if this is a pseudo instruction that doesn&apos;t
  /// correspond to a real machine instruction.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='1323' u='c' c='_ZN12_GLOBAL__N_116HexagonAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del8416119'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='573' u='c' c='_ZN4llvm18HexagonMCInstrInfo7isCanonERKNS_11MCInstrInfoERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2053' u='c' c='_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/SerialSnippetGenerator.cpp' l='54' u='c' c='_ZN4llvm8exegesisL27computeAliasingInstructionsERKNS0_9LLVMStateEPKNS0_11InstructionEmRKNS_9BitVectorE'/>
<use f='llvm/llvm/tools/llvm-exegesis/llvm-exegesis.cpp' l='254' u='c' c='_ZN4llvm8exegesisL16generateSnippetsERKNS0_9LLVMStateEjRKNS_9BitVectorE'/>
