<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v</a>
defines: 
time_elapsed: 0.404s
ram usage: 32420 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpioz8igc4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:24</a>: No timescale set for &#34;sctag_vuad_io&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:24</a>: Compile module &#34;work@sctag_vuad_io&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>: Implicit port type (wire) for &#34;data_out_io&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:24</a>: Top level module &#34;work@sctag_vuad_io&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>: Cannot find a module definition for &#34;work@sctag_vuad_io::mux4ds&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpioz8igc4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_vuad_io
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpioz8igc4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpioz8igc4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_vuad_io)
 |vpiName:work@sctag_vuad_io
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_vuad_io
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_vuad_io, file:<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v</a>, line:24, parent:work@sctag_vuad_io
   |vpiDefName:work@sctag_vuad_io
   |vpiFullName:work@sctag_vuad_io
   |vpiPort:
   \_port: (data_out_io), line:27
     |vpiName:data_out_io
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_io), line:27
         |vpiName:data_out_io
         |vpiFullName:work@sctag_vuad_io.data_out_io
   |vpiPort:
   \_port: (array_data_in_buf_top), line:27
     |vpiName:array_data_in_buf_top
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_data_in_buf_top), line:27
         |vpiName:array_data_in_buf_top
         |vpiFullName:work@sctag_vuad_io.array_data_in_buf_top
   |vpiPort:
   \_port: (array_data_in_buf_bottom), line:27
     |vpiName:array_data_in_buf_bottom
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_data_in_buf_bottom), line:27
         |vpiName:array_data_in_buf_bottom
         |vpiFullName:work@sctag_vuad_io.array_data_in_buf_bottom
   |vpiPort:
   \_port: (data_out_col1), line:29
     |vpiName:data_out_col1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col1), line:29
         |vpiName:data_out_col1
         |vpiFullName:work@sctag_vuad_io.data_out_col1
   |vpiPort:
   \_port: (data_out_col2), line:29
     |vpiName:data_out_col2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col2), line:29
         |vpiName:data_out_col2
         |vpiFullName:work@sctag_vuad_io.data_out_col2
   |vpiPort:
   \_port: (data_out_col3), line:29
     |vpiName:data_out_col3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col3), line:29
         |vpiName:data_out_col3
         |vpiFullName:work@sctag_vuad_io.data_out_col3
   |vpiPort:
   \_port: (data_out_col4), line:29
     |vpiName:data_out_col4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col4), line:29
         |vpiName:data_out_col4
         |vpiFullName:work@sctag_vuad_io.data_out_col4
   |vpiPort:
   \_port: (array_data_in), line:30
     |vpiName:array_data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_data_in), line:30
         |vpiName:array_data_in
         |vpiFullName:work@sctag_vuad_io.array_data_in
   |vpiPort:
   \_port: (mux_sel), line:30
     |vpiName:mux_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mux_sel), line:30
         |vpiName:mux_sel
         |vpiFullName:work@sctag_vuad_io.mux_sel
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_ref_obj: (array_data_in), line:48
       |vpiName:array_data_in
       |vpiFullName:work@sctag_vuad_io.array_data_in
     |vpiLhs:
     \_ref_obj: (array_data_in_buf_top), line:48
       |vpiName:array_data_in_buf_top
       |vpiFullName:work@sctag_vuad_io.array_data_in_buf_top
   |vpiContAssign:
   \_cont_assign: , line:49
     |vpiRhs:
     \_ref_obj: (array_data_in), line:49
       |vpiName:array_data_in
       |vpiFullName:work@sctag_vuad_io.array_data_in
     |vpiLhs:
     \_ref_obj: (array_data_in_buf_bottom), line:49
       |vpiName:array_data_in_buf_bottom
       |vpiFullName:work@sctag_vuad_io.array_data_in_buf_bottom
   |vpiNet:
   \_logic_net: (data_out_io), line:27
   |vpiNet:
   \_logic_net: (array_data_in_buf_top), line:27
   |vpiNet:
   \_logic_net: (array_data_in_buf_bottom), line:27
   |vpiNet:
   \_logic_net: (data_out_col1), line:29
   |vpiNet:
   \_logic_net: (data_out_col2), line:29
   |vpiNet:
   \_logic_net: (data_out_col3), line:29
   |vpiNet:
   \_logic_net: (data_out_col4), line:29
   |vpiNet:
   \_logic_net: (array_data_in), line:30
   |vpiNet:
   \_logic_net: (mux_sel), line:30
 |uhdmtopModules:
 \_module: work@sctag_vuad_io (work@sctag_vuad_io), file:<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v</a>, line:24
   |vpiDefName:work@sctag_vuad_io
   |vpiName:work@sctag_vuad_io
   |vpiPort:
   \_port: (data_out_io), line:27, parent:work@sctag_vuad_io
     |vpiName:data_out_io
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_io), line:27, parent:work@sctag_vuad_io
         |vpiName:data_out_io
         |vpiFullName:work@sctag_vuad_io.data_out_io
   |vpiPort:
   \_port: (array_data_in_buf_top), line:27, parent:work@sctag_vuad_io
     |vpiName:array_data_in_buf_top
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_data_in_buf_top), line:27, parent:work@sctag_vuad_io
         |vpiName:array_data_in_buf_top
         |vpiFullName:work@sctag_vuad_io.array_data_in_buf_top
   |vpiPort:
   \_port: (array_data_in_buf_bottom), line:27, parent:work@sctag_vuad_io
     |vpiName:array_data_in_buf_bottom
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_data_in_buf_bottom), line:27, parent:work@sctag_vuad_io
         |vpiName:array_data_in_buf_bottom
         |vpiFullName:work@sctag_vuad_io.array_data_in_buf_bottom
   |vpiPort:
   \_port: (data_out_col1), line:29, parent:work@sctag_vuad_io
     |vpiName:data_out_col1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col1), line:29, parent:work@sctag_vuad_io
         |vpiName:data_out_col1
         |vpiFullName:work@sctag_vuad_io.data_out_col1
   |vpiPort:
   \_port: (data_out_col2), line:29, parent:work@sctag_vuad_io
     |vpiName:data_out_col2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col2), line:29, parent:work@sctag_vuad_io
         |vpiName:data_out_col2
         |vpiFullName:work@sctag_vuad_io.data_out_col2
   |vpiPort:
   \_port: (data_out_col3), line:29, parent:work@sctag_vuad_io
     |vpiName:data_out_col3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col3), line:29, parent:work@sctag_vuad_io
         |vpiName:data_out_col3
         |vpiFullName:work@sctag_vuad_io.data_out_col3
   |vpiPort:
   \_port: (data_out_col4), line:29, parent:work@sctag_vuad_io
     |vpiName:data_out_col4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out_col4), line:29, parent:work@sctag_vuad_io
         |vpiName:data_out_col4
         |vpiFullName:work@sctag_vuad_io.data_out_col4
   |vpiPort:
   \_port: (array_data_in), line:30, parent:work@sctag_vuad_io
     |vpiName:array_data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_data_in), line:30, parent:work@sctag_vuad_io
         |vpiName:array_data_in
         |vpiFullName:work@sctag_vuad_io.array_data_in
   |vpiPort:
   \_port: (mux_sel), line:30, parent:work@sctag_vuad_io
     |vpiName:mux_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mux_sel), line:30, parent:work@sctag_vuad_io
         |vpiName:mux_sel
         |vpiFullName:work@sctag_vuad_io.mux_sel
   |vpiModule:
   \_module: work@sctag_vuad_io::mux4ds (mux_data_out_io), file:<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v</a>, line:52, parent:work@sctag_vuad_io
     |vpiDefName:work@sctag_vuad_io::mux4ds
     |vpiName:mux_data_out_io
     |vpiFullName:work@sctag_vuad_io.mux_data_out_io
     |vpiPort:
     \_port: (dout), parent:mux_data_out_io
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (data_out_io), line:52
         |vpiName:data_out_io
         |vpiActual:
         \_logic_net: (data_out_io), line:27, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (in0), parent:mux_data_out_io
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (data_out_col1), line:53
         |vpiName:data_out_col1
         |vpiActual:
         \_logic_net: (data_out_col1), line:29, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (in1), parent:mux_data_out_io
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (data_out_col2), line:54
         |vpiName:data_out_col2
         |vpiActual:
         \_logic_net: (data_out_col2), line:29, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (in2), parent:mux_data_out_io
       |vpiName:in2
       |vpiHighConn:
       \_ref_obj: (data_out_col3), line:55
         |vpiName:data_out_col3
         |vpiActual:
         \_logic_net: (data_out_col3), line:29, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (in3), parent:mux_data_out_io
       |vpiName:in3
       |vpiHighConn:
       \_ref_obj: (data_out_col4), line:56
         |vpiName:data_out_col4
         |vpiActual:
         \_logic_net: (data_out_col4), line:29, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (sel0), parent:mux_data_out_io
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (mux_sel), line:57
         |vpiName:mux_sel
         |vpiActual:
         \_logic_net: (mux_sel), line:30, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (sel1), parent:mux_data_out_io
       |vpiName:sel1
       |vpiHighConn:
       \_ref_obj: (mux_sel), line:58
         |vpiName:mux_sel
         |vpiActual:
         \_logic_net: (mux_sel), line:30, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (sel2), parent:mux_data_out_io
       |vpiName:sel2
       |vpiHighConn:
       \_ref_obj: (mux_sel), line:59
         |vpiName:mux_sel
         |vpiActual:
         \_logic_net: (mux_sel), line:30, parent:work@sctag_vuad_io
     |vpiPort:
     \_port: (sel3), parent:mux_data_out_io
       |vpiName:sel3
       |vpiHighConn:
       \_ref_obj: (mux_sel), line:60
         |vpiName:mux_sel
         |vpiActual:
         \_logic_net: (mux_sel), line:30, parent:work@sctag_vuad_io
     |vpiInstance:
     \_module: work@sctag_vuad_io (work@sctag_vuad_io), file:<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v</a>, line:24
   |vpiNet:
   \_logic_net: (data_out_io), line:27, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (array_data_in_buf_top), line:27, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (array_data_in_buf_bottom), line:27, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (data_out_col1), line:29, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (data_out_col2), line:29, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (data_out_col3), line:29, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (data_out_col4), line:29, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (array_data_in), line:30, parent:work@sctag_vuad_io
   |vpiNet:
   \_logic_net: (mux_sel), line:30, parent:work@sctag_vuad_io
Object: \work_sctag_vuad_io of type 3000
Object: \work_sctag_vuad_io of type 32
Object: \data_out_io of type 44
Object: \array_data_in_buf_top of type 44
Object: \array_data_in_buf_bottom of type 44
Object: \data_out_col1 of type 44
Object: \data_out_col2 of type 44
Object: \data_out_col3 of type 44
Object: \data_out_col4 of type 44
Object: \array_data_in of type 44
Object: \mux_sel of type 44
Object: \mux_data_out_io of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object: \in3 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \sel2 of type 44
Object: \sel3 of type 44
Object: \data_out_io of type 36
Object: \array_data_in_buf_top of type 36
Object: \array_data_in_buf_bottom of type 36
Object: \data_out_col1 of type 36
Object: \data_out_col2 of type 36
Object: \data_out_col3 of type 36
Object: \data_out_col4 of type 36
Object: \array_data_in of type 36
Object: \mux_sel of type 36
Object: \work_sctag_vuad_io of type 32
Object:  of type 8
Object: \array_data_in_buf_top of type 608
Object: \array_data_in of type 608
Object:  of type 8
Object: \array_data_in_buf_bottom of type 608
Object: \array_data_in of type 608
Object: \data_out_io of type 36
Object: \array_data_in_buf_top of type 36
Object: \array_data_in_buf_bottom of type 36
Object: \data_out_col1 of type 36
Object: \data_out_col2 of type 36
Object: \data_out_col3 of type 36
Object: \data_out_col4 of type 36
Object: \array_data_in of type 36
Object: \mux_sel of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_vuad_io&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dc900] str=&#39;\work_sctag_vuad_io&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>.0-27.0&gt; [0x36dcbc0] str=&#39;\data_out_io&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>.0-27.0&gt; [0x36dcf50] str=&#39;\array_data_in_buf_top&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>.0-27.0&gt; [0x36dd120] str=&#39;\array_data_in_buf_bottom&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd2d0] str=&#39;\data_out_col1&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd460] str=&#39;\data_out_col2&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd610] str=&#39;\data_out_col3&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd810] str=&#39;\data_out_col4&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:30</a>.0-30.0&gt; [0x36dd9c0] str=&#39;\array_data_in&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:30</a>.0-30.0&gt; [0x36ddb70] str=&#39;\mux_sel&#39; input port=9
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dddb0] str=&#39;\mux_data_out_io&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36deb90] str=&#39;\work_sctag_vuad_io::mux4ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36decb0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dedd0] str=&#39;\data_out_io&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36defd0] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df0f0] str=&#39;\data_out_col1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df2d0] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df3f0] str=&#39;\data_out_col2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df5f0] str=&#39;\in2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df710] str=&#39;\data_out_col3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df960] str=&#39;\in3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dfa80] str=&#39;\data_out_col4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dfc80] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dfda0] str=&#39;\mux_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dffa0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e00c0] str=&#39;\mux_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e02c0] str=&#39;\sel2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e03e0] str=&#39;\mux_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e0620] str=&#39;\sel3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e0740] str=&#39;\mux_sel&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0&gt; [0x36e0b00]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0&gt; [0x36e0c40] str=&#39;\array_data_in_buf_top&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0&gt; [0x36e0e20] str=&#39;\array_data_in&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0&gt; [0x36e0fb0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0&gt; [0x36e2020] str=&#39;\array_data_in_buf_bottom&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0&gt; [0x36e2140] str=&#39;\array_data_in&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\array_data_in_buf_top&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0.
Warning: reg &#39;\array_data_in_buf_bottom&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dc900] str=&#39;\work_sctag_vuad_io&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>.0-27.0&gt; [0x36dcbc0] str=&#39;\data_out_io&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>.0-27.0&gt; [0x36dcf50] str=&#39;\array_data_in_buf_top&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:27</a>.0-27.0&gt; [0x36dd120] str=&#39;\array_data_in_buf_bottom&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd2d0] str=&#39;\data_out_col1&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd460] str=&#39;\data_out_col2&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd610] str=&#39;\data_out_col3&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:29</a>.0-29.0&gt; [0x36dd810] str=&#39;\data_out_col4&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:30</a>.0-30.0&gt; [0x36dd9c0] str=&#39;\array_data_in&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:30</a>.0-30.0&gt; [0x36ddb70] str=&#39;\mux_sel&#39; input basic_prep port=9 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dddb0] str=&#39;\mux_data_out_io&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36deb90] str=&#39;\work_sctag_vuad_io::mux4ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36decb0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dedd0 -&gt; 0x36dcbc0] str=&#39;\data_out_io&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36defd0] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df0f0 -&gt; 0x36dd2d0] str=&#39;\data_out_col1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df2d0] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df3f0 -&gt; 0x36dd460] str=&#39;\data_out_col2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df5f0] str=&#39;\in2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df710 -&gt; 0x36dd610] str=&#39;\data_out_col3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36df960] str=&#39;\in3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dfa80 -&gt; 0x36dd810] str=&#39;\data_out_col4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dfc80] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dfda0 -&gt; 0x36ddb70] str=&#39;\mux_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36dffa0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e00c0 -&gt; 0x36ddb70] str=&#39;\mux_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e02c0] str=&#39;\sel2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e03e0 -&gt; 0x36ddb70] str=&#39;\mux_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e0620] str=&#39;\sel3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:52</a>.0-52.0&gt; [0x36e0740 -&gt; 0x36ddb70] str=&#39;\mux_sel&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0&gt; [0x36e0b00] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0&gt; [0x36e0c40 -&gt; 0x36dcf50] str=&#39;\array_data_in_buf_top&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:48</a>.0-48.0&gt; [0x36e0e20 -&gt; 0x36dd9c0] str=&#39;\array_data_in&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0&gt; [0x36e0fb0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0&gt; [0x36e2020 -&gt; 0x36dd120] str=&#39;\array_data_in_buf_bottom&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_vuad_io.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_vuad_io.v:49</a>.0-49.0&gt; [0x36e2140 -&gt; 0x36dd9c0] str=&#39;\array_data_in&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_vuad_io::mux4ds&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dded0] str=&#39;\work_sctag_vuad_io::mux4ds&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de010] str=&#39;\dout&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de190] str=&#39;\in0&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de2d0] str=&#39;\in1&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de3f0] str=&#39;\in2&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de510] str=&#39;\in3&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de630] str=&#39;\sel0&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de750] str=&#39;\sel1&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de870] str=&#39;\sel2&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de990] str=&#39;\sel3&#39; port=18
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dded0] str=&#39;\work_sctag_vuad_io::mux4ds&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de010] str=&#39;\dout&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de190] str=&#39;\in0&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de2d0] str=&#39;\in1&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de3f0] str=&#39;\in2&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de510] str=&#39;\in3&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de630] str=&#39;\sel0&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de750] str=&#39;\sel1&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de870] str=&#39;\sel2&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de990] str=&#39;\sel3&#39; basic_prep port=18 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_vuad_io::mux4ds&#39; referenced in module `work_sctag_vuad_io&#39; in cell `mux_data_out_io&#39; does not have a port named &#39;sel3&#39;.

</pre>
</body>