<profile>

<section name = "Vitis HLS Report for 'edgedetect'" level="0">
<item name = "Date">Fri Sep 20 23:14:18 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">EdgedetectBaseline_cluster</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5249984, 5249984, 35.002 ms, 35.002 ms, 5249985, 5249985, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_edgedetect_Pipeline_1_fu_182">edgedetect_Pipeline_1, 307202, 307202, 2.048 ms, 2.048 ms, 307201, 307201, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_2_fu_198">edgedetect_Pipeline_2, 307202, 307202, 2.048 ms, 2.048 ms, 307201, 307201, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204">edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, 11, 11, 73.337 ns, 73.337 ns, 10, 10, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211">edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2, 921708, 921708, 6.145 ms, 6.145 ms, 921603, 921603, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227">edgedetect_Pipeline_VITIS_LOOP_60_4, 748, 748, 4.987 us, 4.987 us, 639, 639, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246">edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2, 11, 11, 73.337 ns, 73.337 ns, 10, 10, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253">edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2, 11, 11, 73.337 ns, 73.337 ns, 10, 10, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260">edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4, 1524908, 1524908, 10.167 ms, 10.167 ms, 1524825, 1524825, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275">edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4, 1829873, 1829873, 12.200 ms, 12.200 ms, 1829790, 1829790, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285">edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2, 307225, 307225, 2.048 ms, 2.048 ms, 307201, 307201, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_58_3">358977, 358977, 751, -, -, 478, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 153, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">60, 26, 22358, 48116, 0</column>
<column name="Memory">320, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 1413, -</column>
<column name="Register">-, -, 332, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">20, 1, 4, 18, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_edgedetect_Pipeline_1_fu_182">edgedetect_Pipeline_1, 0, 0, 79, 214, 0</column>
<column name="grp_edgedetect_Pipeline_2_fu_198">edgedetect_Pipeline_2, 0, 0, 21, 79, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260">edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4, 0, 1, 5041, 13145, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211">edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2, 2, 15, 5255, 10225, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253">edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2, 0, 0, 24, 187, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275">edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4, 0, 0, 4668, 14639, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285">edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2, 0, 1, 2673, 2375, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204">edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, 0, 0, 25, 167, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227">edgedetect_Pipeline_VITIS_LOOP_60_4, 0, 9, 2645, 4916, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246">edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2, 0, 0, 24, 186, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 58, 0, 1727, 1687, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="image_gray_U">image_gray_RAM_1WNR_AUTO_1R1W, 28, 0, 0, 0, 51200, 8, 1, 409600</column>
<column name="image_gray_1_U">image_gray_RAM_1WNR_AUTO_1R1W, 28, 0, 0, 0, 51200, 8, 1, 409600</column>
<column name="image_gray_2_U">image_gray_RAM_1WNR_AUTO_1R1W, 28, 0, 0, 0, 51200, 8, 1, 409600</column>
<column name="image_gray_3_U">image_gray_RAM_1WNR_AUTO_1R1W, 28, 0, 0, 0, 51200, 8, 1, 409600</column>
<column name="image_gray_4_U">image_gray_RAM_1WNR_AUTO_1R1W, 28, 0, 0, 0, 51200, 8, 1, 409600</column>
<column name="image_gray_5_U">image_gray_RAM_1WNR_AUTO_1R1W, 28, 0, 0, 0, 51200, 8, 1, 409600</column>
<column name="temp_buf_U">temp_buf_RAM_AUTO_1R1W, 152, 0, 0, 0, 307200, 8, 1, 2457600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_43_fu_363_p2">+, 0, 0, 26, 19, 11</column>
<column name="empty_44_fu_346_p2">+, 0, 0, 16, 9, 1</column>
<column name="empty_45_fu_369_p2">+, 0, 0, 26, 19, 10</column>
<column name="empty_fu_340_p2">+, 0, 0, 26, 19, 19</column>
<column name="icmp_ln105_fu_379_p2">icmp, 0, 0, 12, 5, 1</column>
<column name="icmp_ln155_fu_390_p2">icmp, 0, 0, 12, 5, 1</column>
<column name="icmp_ln55_fu_307_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln58_fu_352_p2">icmp, 0, 0, 16, 9, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">441, 84, 1, 84</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_ARADDR">20, 4, 64, 256</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_ARVALID">20, 4, 1, 4</column>
<column name="gmem_AWADDR">20, 4, 64, 256</column>
<column name="gmem_AWLEN">20, 4, 32, 128</column>
<column name="gmem_AWVALID">20, 4, 1, 4</column>
<column name="gmem_BREADY">20, 4, 1, 4</column>
<column name="gmem_RREADY">20, 4, 1, 4</column>
<column name="gmem_WDATA">14, 3, 512, 1536</column>
<column name="gmem_WSTRB">14, 3, 64, 192</column>
<column name="gmem_WVALID">14, 3, 1, 3</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="image_gray_1_address0">31, 6, 16, 96</column>
<column name="image_gray_1_ce0">31, 6, 1, 6</column>
<column name="image_gray_1_ce1">9, 2, 1, 2</column>
<column name="image_gray_1_d0">20, 4, 8, 32</column>
<column name="image_gray_1_we0">20, 4, 1, 4</column>
<column name="image_gray_2_address0">31, 6, 16, 96</column>
<column name="image_gray_2_ce0">31, 6, 1, 6</column>
<column name="image_gray_2_ce1">9, 2, 1, 2</column>
<column name="image_gray_2_d0">20, 4, 8, 32</column>
<column name="image_gray_2_we0">20, 4, 1, 4</column>
<column name="image_gray_3_address0">31, 6, 16, 96</column>
<column name="image_gray_3_ce0">31, 6, 1, 6</column>
<column name="image_gray_3_ce1">9, 2, 1, 2</column>
<column name="image_gray_3_d0">20, 4, 8, 32</column>
<column name="image_gray_3_we0">20, 4, 1, 4</column>
<column name="image_gray_4_address0">31, 6, 16, 96</column>
<column name="image_gray_4_ce0">31, 6, 1, 6</column>
<column name="image_gray_4_ce1">9, 2, 1, 2</column>
<column name="image_gray_4_d0">20, 4, 8, 32</column>
<column name="image_gray_4_we0">20, 4, 1, 4</column>
<column name="image_gray_5_address0">31, 6, 16, 96</column>
<column name="image_gray_5_ce0">31, 6, 1, 6</column>
<column name="image_gray_5_ce1">9, 2, 1, 2</column>
<column name="image_gray_5_d0">20, 4, 8, 32</column>
<column name="image_gray_5_we0">20, 4, 1, 4</column>
<column name="image_gray_address0">31, 6, 16, 96</column>
<column name="image_gray_ce0">31, 6, 1, 6</column>
<column name="image_gray_ce1">9, 2, 1, 2</column>
<column name="image_gray_d0">20, 4, 8, 32</column>
<column name="image_gray_we0">20, 4, 1, 4</column>
<column name="r_fu_118">9, 2, 9, 18</column>
<column name="temp_buf_address0">20, 4, 19, 76</column>
<column name="temp_buf_ce0">20, 4, 1, 4</column>
<column name="temp_buf_d0">14, 3, 8, 24</column>
<column name="temp_buf_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">83, 0, 83, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_43_reg_474">12, 0, 19, 7</column>
<column name="empty_45_reg_479">12, 0, 19, 7</column>
<column name="empty_reg_462">12, 0, 19, 7</column>
<column name="grp_edgedetect_Pipeline_1_fu_182_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_2_fu_198_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln105_reg_487">1, 0, 1, 0</column>
<column name="icmp_ln155_reg_495">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_457">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_470">1, 0, 1, 0</column>
<column name="image_rgb_read_reg_449">64, 0, 64, 0</column>
<column name="output_r_read_reg_441">64, 0, 64, 0</column>
<column name="r_fu_118">9, 0, 9, 0</column>
<column name="trunc_ln8_reg_500">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, edgedetect, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, edgedetect, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, edgedetect, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
