Xilinx Vivado Project Mode Files for learn-rv32i-arty project
===

Here is a respository for simulating [learn-rv32i-arty project](https://github.com/watz0n/learn-rv32i-arty) Verilog files in Vivado Project mode, these Xilinx Vivado Project are based on [Xilinx Vivado 2017.4](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2017-4.html).


Contact Information
===

If you have any questions, corrections, or feedbacks, please email to me or open an issus.

* E-Mail:   watz0n.tw@gmail.com
* Blog:     https://blog.watz0n.tech
* Backup:   https://watz0n.github.io

