\doxysection{GPIO Configuration}
\hypertarget{group___g_p_i_o___configuration}{}\label{group___g_p_i_o___configuration}\index{GPIO Configuration@{GPIO Configuration}}


Macros and definitions for configuring GPIO pins.  


\doxysubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___g_p_i_o___struct}{Register}}
\item 
\mbox{\hyperlink{group___g_p_i_o___values}{GPIO Values}}
\begin{DoxyCompactList}\small\item\em Values to represent the logical state of GPIO pins. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___g_p_i_o___d_i_r_e_c_t_i_o_n}{GPIO Values}}
\begin{DoxyCompactList}\small\item\em Values to represent the DIRECTION state of GPIO pins. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___g_p_i_o___pin}{GPIO Pin Definitions}}
\begin{DoxyCompactList}\small\item\em Definitions for GPIO pin indices. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___g_p_i_o___input_modes}{GPIO Input Modes}}
\begin{DoxyCompactList}\small\item\em Definitions for different GPIO input modes. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___r_e_g_i_s_t_e_r_e_s}{GPIO\+\_\+\+REGISTERES}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___configuration_ga8f5a90320aa8e50896d1f6dbeb0b8531}{GPIO\+\_\+\+LOCK\+\_\+\+VALUE}}~0x4\+C4\+F434B
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___g_p_i_o___configuration_ga8e5b842171165ea1cf5175c2c8341add}{Port}} \{ \newline
\mbox{\hyperlink{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda14a06735f7c30f2eece0bf8b5f86cf3b}{PortA}}
, \mbox{\hyperlink{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda6196d78f61fc4e54bd299cf9944421bd}{PortB}}
, \mbox{\hyperlink{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda7a93181b9b6cb3f0c0ef2e4c4b20542b}{PortC}}
, \mbox{\hyperlink{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341addae4afd1b2213c739f3413f899893971c1}{PortD}}
, \newline
\mbox{\hyperlink{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341addabdf5fffebe4f01d75b75f8341f82f423}{PortE}}
, \mbox{\hyperlink{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda9889b8a69b0fddb0a988f7bdcaac7782}{PortF}}
 \}
\begin{DoxyCompactList}\small\item\em GPIO ports as numbers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros and definitions for configuring GPIO pins. 



\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_o___configuration_ga8f5a90320aa8e50896d1f6dbeb0b8531}\label{group___g_p_i_o___configuration_ga8f5a90320aa8e50896d1f6dbeb0b8531} 
\index{GPIO Configuration@{GPIO Configuration}!GPIO\_LOCK\_VALUE@{GPIO\_LOCK\_VALUE}}
\index{GPIO\_LOCK\_VALUE@{GPIO\_LOCK\_VALUE}!GPIO Configuration@{GPIO Configuration}}
\doxysubsubsection{\texorpdfstring{GPIO\_LOCK\_VALUE}{GPIO\_LOCK\_VALUE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LOCK\+\_\+\+VALUE~0x4\+C4\+F434B}



\doxysubsection{Enumeration Type Documentation}
\Hypertarget{group___g_p_i_o___configuration_ga8e5b842171165ea1cf5175c2c8341add}\label{group___g_p_i_o___configuration_ga8e5b842171165ea1cf5175c2c8341add} 
\index{GPIO Configuration@{GPIO Configuration}!Port@{Port}}
\index{Port@{Port}!GPIO Configuration@{GPIO Configuration}}
\doxysubsubsection{\texorpdfstring{Port}{Port}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___g_p_i_o___configuration_ga8e5b842171165ea1cf5175c2c8341add}{Port}}}



GPIO ports as numbers. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{PortA@{PortA}!GPIO Configuration@{GPIO Configuration}}\index{GPIO Configuration@{GPIO Configuration}!PortA@{PortA}}}\Hypertarget{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda14a06735f7c30f2eece0bf8b5f86cf3b}\label{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda14a06735f7c30f2eece0bf8b5f86cf3b} 
PortA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PortB@{PortB}!GPIO Configuration@{GPIO Configuration}}\index{GPIO Configuration@{GPIO Configuration}!PortB@{PortB}}}\Hypertarget{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda6196d78f61fc4e54bd299cf9944421bd}\label{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda6196d78f61fc4e54bd299cf9944421bd} 
PortB&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PortC@{PortC}!GPIO Configuration@{GPIO Configuration}}\index{GPIO Configuration@{GPIO Configuration}!PortC@{PortC}}}\Hypertarget{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda7a93181b9b6cb3f0c0ef2e4c4b20542b}\label{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda7a93181b9b6cb3f0c0ef2e4c4b20542b} 
PortC&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PortD@{PortD}!GPIO Configuration@{GPIO Configuration}}\index{GPIO Configuration@{GPIO Configuration}!PortD@{PortD}}}\Hypertarget{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341addae4afd1b2213c739f3413f899893971c1}\label{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341addae4afd1b2213c739f3413f899893971c1} 
PortD&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PortE@{PortE}!GPIO Configuration@{GPIO Configuration}}\index{GPIO Configuration@{GPIO Configuration}!PortE@{PortE}}}\Hypertarget{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341addabdf5fffebe4f01d75b75f8341f82f423}\label{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341addabdf5fffebe4f01d75b75f8341f82f423} 
PortE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PortF@{PortF}!GPIO Configuration@{GPIO Configuration}}\index{GPIO Configuration@{GPIO Configuration}!PortF@{PortF}}}\Hypertarget{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda9889b8a69b0fddb0a988f7bdcaac7782}\label{group___g_p_i_o___configuration_gga8e5b842171165ea1cf5175c2c8341adda9889b8a69b0fddb0a988f7bdcaac7782} 
PortF&\\
\hline

\end{DoxyEnumFields}
\input{group___g_p_i_o___struct}
\input{group___g_p_i_o___values}
\input{group___g_p_i_o___d_i_r_e_c_t_i_o_n}
\input{group___g_p_i_o___pin}
\input{group___g_p_i_o___input_modes}
