0.6
2018.2
Jun 14 2018
20:41:02
D:/MyCodes/vivado/dig_clock/dig_clock.sim/sim_1/synth/func/xsim/dig_clock_tb_func_synth.v,1653044737,verilog,,,,bin2bcd_0;counter;dig_clock;en_clock;glbl;pos_detect;x7seg;x7seg_a,,,,,,,,
D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv,1653044722,systemVerilog,,,,dig_clock_tb,,,,,,,,
