# Reading C:/modelsim_ase/tcl/vsim/pref.tcl
# do arm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/arm {C:/arm/chipset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:36 on Aug 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/chipset.sv 
# -- Compiling module chipset
# 
# Top level modules:
# 	chipset
# End time: 10:08:36 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/chipset_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:36 on Aug 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/chipset_tb.sv 
# -- Compiling module chipset_tb
# 
# Top level modules:
# 	chipset_tb
# End time: 10:08:36 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.chipset_tb
# vsim work.chipset_tb 
# Start time: 10:08:44 on Aug 01,2020
# Loading sv_std.std
# Loading work.chipset_tb
# Loading work.chipset
vsim work.chipset_tb
# End time: 10:08:50 on Aug 01,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.chipset_tb 
# Start time: 10:08:50 on Aug 01,2020
# Loading sv_std.std
# Loading work.chipset_tb
# Loading work.chipset
add wave -position end  sim:/chipset_tb/DataAdr
add wave -position end  sim:/chipset_tb/MemWrite
add wave -position end  sim:/chipset_tb/WEram
add wave -position end  sim:/chipset_tb/WEtimer
add wave -position end  sim:/chipset_tb/select_zero
add wave -position end  sim:/chipset_tb/select_one
run -all
# End time: 10:09:47 on Aug 01,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
