// Seed: 2989624721
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output tri0 id_9;
  input wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_9 = $signed(37);
  ;
  wire id_12;
  assign id_9 = -1;
endmodule
