project -fileorder "D:/LSCC/diamond/3.12/cae_library/synthesis/vhdl/machxo2.vhd" "D:/Clases/Arqui/adder8bit00/anda00.vhdl" "D:/Clases/Arqui/adder8bit00/xora00.vhdl" "D:/Clases/Arqui/adder8bit00/packageha00.vhdl" "D:/Clases/Arqui/adder8bit00/orao00.vhdl" "D:/Clases/Arqui/adder8bit00/packagefa00.vhd" "D:/Clases/Arqui/adder8bit00/xnora00.vhdl" "D:/Clases/Arqui/adder8bit00/packageadder4bit00.vhdl" "D:/Clases/Arqui/adder8bit00/ha00.vhdl" "D:/Clases/Arqui/adder8bit00/fa00.vhdl" "D:/Clases/Arqui/adder8bit00/adder8bit00.vhdl" 