// Seed: 1777969301
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri0  id_2
);
  wire id_4 = id_0;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output wor id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10
    , id_18,
    input tri1 id_11,
    input tri id_12,
    output supply1 id_13,
    input wor id_14
    , id_19,
    input wor id_15,
    input tri1 id_16
);
  wire id_20;
  wire id_21;
  and (
      id_7,
      id_14,
      id_2,
      id_19,
      id_4,
      id_16,
      id_8,
      id_11,
      id_12,
      id_9,
      id_1,
      id_15,
      id_21,
      id_6,
      id_5,
      id_20,
      id_10,
      id_18
  );
  module_0(
      id_2, id_15, id_14
  );
endmodule
