<stg><name>ProcessingElement_Pipeline_Pipeline_N_Pipeline_M</name>


<trans_list>

<trans id="222" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282

]]></Node>
<StgValue><ssdm name="brmerge282_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %size_n_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n_load

]]></Node>
<StgValue><ssdm name="size_n_load_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond

]]></Node>
<StgValue><ssdm name="cond_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:8 %mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90

]]></Node>
<StgValue><ssdm name="cond90_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %size_m_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m_load

]]></Node>
<StgValue><ssdm name="size_m_load_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111

]]></Node>
<StgValue><ssdm name="cmp111_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:12 %m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0

]]></Node>
<StgValue><ssdm name="m0_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %store_ln64 = store i5 0, i5 %n1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:15 %store_ln67 = store i7 0, i7 %m1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln64 = br void %for.body58

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body58:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body58:1 %icmp_ln64 = icmp_eq  i11 %indvar_flatten_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body58:2 %add_ln64 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body58:3 %br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc165:0 %m1_load = load i7 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc165:4 %icmp_ln67 = icmp_eq  i7 %m1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc165:5 %select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc165:22 %icmp_ln82 = icmp_ugt  i7 %select_ln64, i7 30

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165:23 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc165:24 %icmp_ln83 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc165:25 %and_ln80 = and i1 %brmerge282_read, i1 %icmp_ln82

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc165:26 %and_ln80_1 = and i1 %and_ln80, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="and_ln80_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc165:27 %br_ln80 = br i1 %and_ln80_1, void %if.end86_ifconv, void %if.then72

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end86_ifconv:99 %add_ln67 = add i7 %select_ln64, i7 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end86_ifconv:100 %store_ln64 = store i11 %add_ln64, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end86_ifconv:102 %store_ln67 = store i7 %add_ln67, i7 %m1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc165:1 %n1_load = load i5 %n1

]]></Node>
<StgValue><ssdm name="n1_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc165:6 %add_ln64_1 = add i5 %n1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc165:7 %select_ln64_1 = select i1 %icmp_ln67, i5 %add_ln64_1, i5 %n1_load

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="5">
<![CDATA[
for.inc165:8 %zext_ln64 = zext i5 %select_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc165:9 %add91 = add i5 %select_ln64_1, i5 %cond90_read

]]></Node>
<StgValue><ssdm name="add91"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc165:12 %add106 = add i27 %mul_read, i27 %zext_ln64

]]></Node>
<StgValue><ssdm name="add106"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="27">
<![CDATA[
for.inc165:13 %add106_cast = zext i27 %add106

]]></Node>
<StgValue><ssdm name="add106_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5">
<![CDATA[
for.inc165:14 %empty_159 = trunc i5 %select_ln64_1

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc165:16 %add = add i5 %select_ln64_1, i5 %cond_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
for.inc165:17 %add_cast = zext i5 %add

]]></Node>
<StgValue><ssdm name="add_cast"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165:18 %aBuffer_addr_1 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast

]]></Node>
<StgValue><ssdm name="aBuffer_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc165:19 %inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_load_read

]]></Node>
<StgValue><ssdm name="inBoundsN"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then72:0 %read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_31

]]></Node>
<StgValue><ssdm name="read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.then72:1 %store_ln150 = store i32 %read, i5 %aBuffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then72:2 %br_ln97 = br void %if.end86_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end86_ifconv:101 %store_ln64 = store i5 %select_ln64_1, i5 %n1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
for.inc165:10 %add91_cast = zext i5 %add91

]]></Node>
<StgValue><ssdm name="add91_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165:11 %aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast

]]></Node>
<StgValue><ssdm name="aBuffer_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end86_ifconv:0 %aVal = load i5 %aBuffer_addr

]]></Node>
<StgValue><ssdm name="aVal"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc165:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc165:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc165:15 %mul1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_159, i6 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="7">
<![CDATA[
for.inc165:20 %zext_ln67 = zext i7 %select_ln64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc165:21 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end86_ifconv:0 %aVal = load i5 %aBuffer_addr

]]></Node>
<StgValue><ssdm name="aVal"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
if.end86_ifconv:1 %bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_31

]]></Node>
<StgValue><ssdm name="bVal"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end86_ifconv:2 %add115 = add i10 %mul1, i10 %zext_ln67

]]></Node>
<StgValue><ssdm name="add115"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
if.end86_ifconv:3 %add115_cast = zext i10 %add115

]]></Node>
<StgValue><ssdm name="add115_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="7">
<![CDATA[
if.end86_ifconv:4 %empty = trunc i7 %select_ln64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:5 %add1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end86_ifconv:6 %cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast

]]></Node>
<StgValue><ssdm name="cBuffer_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp111_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="10">
<![CDATA[
if.end86_ifconv:7 %cPrev = load i10 %cBuffer_addr

]]></Node>
<StgValue><ssdm name="cPrev"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:9 %inBoundsM = icmp_ult  i32 %add1, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:11 %bitcast_ln32 = bitcast i32 %aVal

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="256">
<![CDATA[
if.end86_ifconv:12 %trunc_ln170 = trunc i256 %bVal

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:13 %bitcast_ln32_1 = bitcast i32 %trunc_ln170

]]></Node>
<StgValue><ssdm name="bitcast_ln32_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:14 %res_16 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1

]]></Node>
<StgValue><ssdm name="res_16"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:20 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:21 %inBoundsM_1 = icmp_ult  i32 %or_ln, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:23 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:24 %bitcast_ln32_3 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln32_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:25 %res_17 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_3

]]></Node>
<StgValue><ssdm name="res_17"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:31 %or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2

]]></Node>
<StgValue><ssdm name="or_ln125_s"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:32 %inBoundsM_2 = icmp_ult  i32 %or_ln125_s, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:34 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:35 %bitcast_ln32_5 = bitcast i32 %tmp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln32_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:36 %res_18 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_5

]]></Node>
<StgValue><ssdm name="res_18"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:42 %or_ln125_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3

]]></Node>
<StgValue><ssdm name="or_ln125_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:43 %inBoundsM_3 = icmp_ult  i32 %or_ln125_1, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_3"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:45 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:46 %bitcast_ln32_7 = bitcast i32 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln32_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:47 %res_19 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_7

]]></Node>
<StgValue><ssdm name="res_19"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:53 %or_ln125_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4

]]></Node>
<StgValue><ssdm name="or_ln125_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:54 %inBoundsM_4 = icmp_ult  i32 %or_ln125_2, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:56 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:57 %bitcast_ln32_9 = bitcast i32 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln32_9"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:58 %res_20 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_9

]]></Node>
<StgValue><ssdm name="res_20"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:64 %or_ln125_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5

]]></Node>
<StgValue><ssdm name="or_ln125_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:65 %inBoundsM_5 = icmp_ult  i32 %or_ln125_3, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_5"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:67 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:68 %bitcast_ln32_11 = bitcast i32 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln32_11"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:69 %res_21 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_11

]]></Node>
<StgValue><ssdm name="res_21"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:75 %or_ln125_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6

]]></Node>
<StgValue><ssdm name="or_ln125_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:76 %inBoundsM_6 = icmp_ult  i32 %or_ln125_4, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:78 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:79 %bitcast_ln32_13 = bitcast i32 %tmp_10

]]></Node>
<StgValue><ssdm name="bitcast_ln32_13"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:80 %res_22 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_13

]]></Node>
<StgValue><ssdm name="res_22"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:86 %or_ln125_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7

]]></Node>
<StgValue><ssdm name="or_ln125_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:87 %inBoundsM_7 = icmp_ult  i32 %or_ln125_5, i32 %size_m_load_read

]]></Node>
<StgValue><ssdm name="inBoundsM_7"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:89 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:90 %bitcast_ln32_15 = bitcast i32 %tmp_12

]]></Node>
<StgValue><ssdm name="bitcast_ln32_15"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:91 %res_23 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_15

]]></Node>
<StgValue><ssdm name="res_23"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp111_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="10">
<![CDATA[
if.end86_ifconv:7 %cPrev = load i10 %cBuffer_addr

]]></Node>
<StgValue><ssdm name="cPrev"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end86_ifconv:8 %cPrev_1 = select i1 %cmp111_read, i256 0, i256 %cPrev

]]></Node>
<StgValue><ssdm name="cPrev_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:14 %res_16 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1

]]></Node>
<StgValue><ssdm name="res_16"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="256">
<![CDATA[
if.end86_ifconv:15 %trunc_ln170_1 = trunc i256 %cPrev_1

]]></Node>
<StgValue><ssdm name="trunc_ln170_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:25 %res_17 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_3

]]></Node>
<StgValue><ssdm name="res_17"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:26 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:36 %res_18 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_5

]]></Node>
<StgValue><ssdm name="res_18"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:37 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:47 %res_19 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_7

]]></Node>
<StgValue><ssdm name="res_19"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:48 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:58 %res_20 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_9

]]></Node>
<StgValue><ssdm name="res_20"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:59 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:69 %res_21 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_11

]]></Node>
<StgValue><ssdm name="res_21"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:70 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:80 %res_22 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_13

]]></Node>
<StgValue><ssdm name="res_22"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:81 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:91 %res_23 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_15

]]></Node>
<StgValue><ssdm name="res_23"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:92 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:16 %bitcast_ln32_2 = bitcast i32 %trunc_ln170_1

]]></Node>
<StgValue><ssdm name="bitcast_ln32_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:17 %res = fadd i32 %bitcast_ln32_2, i32 %res_16

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:27 %bitcast_ln32_4 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln32_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:28 %res_3 = fadd i32 %bitcast_ln32_4, i32 %res_17

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:38 %bitcast_ln32_6 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln32_6"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:39 %res_5 = fadd i32 %bitcast_ln32_6, i32 %res_18

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:49 %bitcast_ln32_8 = bitcast i32 %tmp_5

]]></Node>
<StgValue><ssdm name="bitcast_ln32_8"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:50 %res_7 = fadd i32 %bitcast_ln32_8, i32 %res_19

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:60 %bitcast_ln32_10 = bitcast i32 %tmp_7

]]></Node>
<StgValue><ssdm name="bitcast_ln32_10"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:61 %res_9 = fadd i32 %bitcast_ln32_10, i32 %res_20

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:71 %bitcast_ln32_12 = bitcast i32 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln32_12"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:72 %res_11 = fadd i32 %bitcast_ln32_12, i32 %res_21

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:82 %bitcast_ln32_14 = bitcast i32 %tmp_11

]]></Node>
<StgValue><ssdm name="bitcast_ln32_14"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:83 %res_13 = fadd i32 %bitcast_ln32_14, i32 %res_22

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:93 %bitcast_ln32_16 = bitcast i32 %tmp_13

]]></Node>
<StgValue><ssdm name="bitcast_ln32_16"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:94 %res_15 = fadd i32 %bitcast_ln32_16, i32 %res_23

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="151" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:17 %res = fadd i32 %bitcast_ln32_2, i32 %res_16

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:28 %res_3 = fadd i32 %bitcast_ln32_4, i32 %res_17

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:39 %res_5 = fadd i32 %bitcast_ln32_6, i32 %res_18

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:50 %res_7 = fadd i32 %bitcast_ln32_8, i32 %res_19

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:61 %res_9 = fadd i32 %bitcast_ln32_10, i32 %res_20

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:72 %res_11 = fadd i32 %bitcast_ln32_12, i32 %res_21

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:83 %res_13 = fadd i32 %bitcast_ln32_14, i32 %res_22

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:94 %res_15 = fadd i32 %bitcast_ln32_16, i32 %res_23

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:10 %inBounds = and i1 %inBoundsN, i1 %inBoundsM

]]></Node>
<StgValue><ssdm name="inBounds"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:17 %res = fadd i32 %bitcast_ln32_2, i32 %res_16

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:18 %select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_2

]]></Node>
<StgValue><ssdm name="select_ln296"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:22 %inBounds_1 = and i1 %inBoundsN, i1 %inBoundsM_1

]]></Node>
<StgValue><ssdm name="inBounds_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:28 %res_3 = fadd i32 %bitcast_ln32_4, i32 %res_17

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:29 %select_ln296_1 = select i1 %inBounds_1, i32 %res_3, i32 %bitcast_ln32_4

]]></Node>
<StgValue><ssdm name="select_ln296_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:33 %inBounds_2 = and i1 %inBoundsN, i1 %inBoundsM_2

]]></Node>
<StgValue><ssdm name="inBounds_2"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:39 %res_5 = fadd i32 %bitcast_ln32_6, i32 %res_18

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:40 %select_ln296_2 = select i1 %inBounds_2, i32 %res_5, i32 %bitcast_ln32_6

]]></Node>
<StgValue><ssdm name="select_ln296_2"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:44 %inBounds_3 = and i1 %inBoundsN, i1 %inBoundsM_3

]]></Node>
<StgValue><ssdm name="inBounds_3"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:50 %res_7 = fadd i32 %bitcast_ln32_8, i32 %res_19

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:51 %select_ln296_3 = select i1 %inBounds_3, i32 %res_7, i32 %bitcast_ln32_8

]]></Node>
<StgValue><ssdm name="select_ln296_3"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:55 %inBounds_4 = and i1 %inBoundsN, i1 %inBoundsM_4

]]></Node>
<StgValue><ssdm name="inBounds_4"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:61 %res_9 = fadd i32 %bitcast_ln32_10, i32 %res_20

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:62 %select_ln296_4 = select i1 %inBounds_4, i32 %res_9, i32 %bitcast_ln32_10

]]></Node>
<StgValue><ssdm name="select_ln296_4"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:66 %inBounds_5 = and i1 %inBoundsN, i1 %inBoundsM_5

]]></Node>
<StgValue><ssdm name="inBounds_5"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:72 %res_11 = fadd i32 %bitcast_ln32_12, i32 %res_21

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:73 %select_ln296_5 = select i1 %inBounds_5, i32 %res_11, i32 %bitcast_ln32_12

]]></Node>
<StgValue><ssdm name="select_ln296_5"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:77 %inBounds_6 = and i1 %inBoundsN, i1 %inBoundsM_6

]]></Node>
<StgValue><ssdm name="inBounds_6"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:83 %res_13 = fadd i32 %bitcast_ln32_14, i32 %res_22

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:84 %select_ln296_6 = select i1 %inBounds_6, i32 %res_13, i32 %bitcast_ln32_14

]]></Node>
<StgValue><ssdm name="select_ln296_6"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:88 %inBounds_7 = and i1 %inBoundsN, i1 %inBoundsM_7

]]></Node>
<StgValue><ssdm name="inBounds_7"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:94 %res_15 = fadd i32 %bitcast_ln32_16, i32 %res_23

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:95 %select_ln296_7 = select i1 %inBounds_7, i32 %res_15, i32 %bitcast_ln32_16

]]></Node>
<StgValue><ssdm name="select_ln296_7"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
for.inc168.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:19 %bitcast_ln36 = bitcast i32 %select_ln296

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:30 %bitcast_ln36_1 = bitcast i32 %select_ln296_1

]]></Node>
<StgValue><ssdm name="bitcast_ln36_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:41 %bitcast_ln36_2 = bitcast i32 %select_ln296_2

]]></Node>
<StgValue><ssdm name="bitcast_ln36_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:52 %bitcast_ln36_3 = bitcast i32 %select_ln296_3

]]></Node>
<StgValue><ssdm name="bitcast_ln36_3"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:63 %bitcast_ln36_4 = bitcast i32 %select_ln296_4

]]></Node>
<StgValue><ssdm name="bitcast_ln36_4"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:74 %bitcast_ln36_5 = bitcast i32 %select_ln296_5

]]></Node>
<StgValue><ssdm name="bitcast_ln36_5"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:85 %bitcast_ln36_6 = bitcast i32 %select_ln296_6

]]></Node>
<StgValue><ssdm name="bitcast_ln36_6"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:96 %bitcast_ln36_7 = bitcast i32 %select_ln296_7

]]></Node>
<StgValue><ssdm name="bitcast_ln36_7"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
if.end86_ifconv:97 %tmp_14 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_7, i32 %bitcast_ln36_6, i32 %bitcast_ln36_5, i32 %bitcast_ln36_4, i32 %bitcast_ln36_3, i32 %bitcast_ln36_2, i32 %bitcast_ln36_1, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="256" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.end86_ifconv:98 %store_ln150 = store i256 %tmp_14, i10 %cBuffer_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
if.end86_ifconv:103 %br_ln67 = br void %for.body58

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
