{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581799809268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581799809276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 12:50:09 2020 " "Processing started: Sat Feb 15 12:50:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581799809276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799809276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799809276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581799810102 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_TestModule.sv(26) " "Verilog HDL information at SDRAM_TestModule.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "Source Code/Utility/SDRAM Testing/SDRAM_TestModule.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM Testing/SDRAM_TestModule.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581799826709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/sdram testing/sdram_testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/sdram testing/sdram_testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_TestModule " "Found entity 1: SDRAM_TestModule" {  } { { "Source Code/Utility/SDRAM Testing/SDRAM_TestModule.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM Testing/SDRAM_TestModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/max10 segment display/sevensegmentparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/max10 segment display/sevensegmentparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentParser " "Found entity 1: SevenSegmentParser" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/max10 segment display/sevensegmentdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/max10 segment display/sevensegmentdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentDisplay.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826733 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_Controller.sv(126) " "Verilog HDL information at SDRAM_Controller.sv(126): always construct contains both blocking and non-blocking assignments" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581799826764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/signalgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/signalgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignalGenerator " "Found entity 1: SignalGenerator" {  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/spi/spi_inputcontrollerspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/spi/spi_inputcontrollerspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_InputControllerDac " "Found entity 1: SPI_InputControllerDac" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/spi/spi_outputcontrollerdac.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/spi/spi_outputcontrollerdac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_OutputControllerDac " "Found entity 1: SPI_OutputControllerDac" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playsong1.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playsong1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlaySong1 " "Found entity 1: MusicBoxState_PlaySong1" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playrecording.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playrecording.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlayRecording " "Found entity 1: MusicBoxState_PlayRecording" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_makerecording.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_makerecording.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_MakeRecording " "Found entity 1: MusicBoxState_MakeRecording" {  } { { "Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/clockgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/clockgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playsong0.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playsong0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlaySong0 " "Found entity 1: MusicBoxState_PlaySong0" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musickeyscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musickeyscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicKeysController " "Found entity 1: MusicKeysController" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstatecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstatecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxStateController " "Found entity 1: MusicBoxStateController" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/ui_triggersmoother.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/ui_triggersmoother.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UI_TriggerSmoother " "Found entity 1: UI_TriggerSmoother" {  } { { "Source Code/User Interface Modules/UI_TriggerSmoother.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/UI_TriggerSmoother.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/musicbox_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/musicbox_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBox_Main " "Found entity 1: MusicBox_Main" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_Clock " "Found entity 1: ALTPLL_Clock" {  } { { "ALTPLL_Clock.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/ALTPLL_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799826861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799826861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MusicBox_Main " "Elaborating entity \"MusicBox_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581799827085 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdram_inputDataLoading MusicBox_Main.sv(438) " "Verilog HDL warning at MusicBox_Main.sv(438): object sdram_inputDataLoading used but never assigned" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 438 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1581799827087 "|MusicBox_Main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdram_inputDataLoading 0 MusicBox_Main.sv(438) " "Net \"sdram_inputDataLoading\" at MusicBox_Main.sv(438) has no driver or initial value, using a default initial value '0'" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 438 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581799827092 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_LED\[9..7\] MusicBox_Main.sv(78) " "Output port \"max10Board_LED\[9..7\]\" at MusicBox_Main.sv(78) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581799827092 "|MusicBox_Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_Clock ALTPLL_Clock:aLTPLL_Clock_143Mhz " "Elaborating entity \"ALTPLL_Clock\" for hierarchy \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\"" {  } { { "Source Code/MusicBox_Main.sv" "aLTPLL_Clock_143Mhz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\"" {  } { { "ALTPLL_Clock.v" "altpll_component" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/ALTPLL_Clock.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\"" {  } { { "ALTPLL_Clock.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/ALTPLL_Clock.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 143 " "Parameter \"clk0_multiply_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799827202 ""}  } { { "ALTPLL_Clock.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/ALTPLL_Clock.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581799827202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_Clock_altpll " "Found entity 1: ALTPLL_Clock_altpll" {  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799827279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799827279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_Clock_altpll ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated " "Elaborating entity \"ALTPLL_Clock_altpll\" for hierarchy \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/program files/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_1Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_1Khz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_1Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (15)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827296 "|MusicBox_Main|ClockGenerator:clockGenerator_1Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_100hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_100hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_100hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (25)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827301 "|MusicBox_Main|ClockGenerator:clockGenerator_1Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_10hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_10hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_10hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_32Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_32Khz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_32Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827307 "|MusicBox_Main|ClockGenerator:clockGenerator_32Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_1hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_1hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_1hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827311 "|MusicBox_Main|ClockGenerator:clockGenerator_1hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentParser SevenSegmentParser:sevenSegmentParser " "Elaborating entity \"SevenSegmentParser\" for hierarchy \"SevenSegmentParser:sevenSegmentParser\"" {  } { { "Source Code/MusicBox_Main.sv" "sevenSegmentParser" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(49) " "Verilog HDL assignment warning at SevenSegmentParser.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827314 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(72) " "Verilog HDL assignment warning at SevenSegmentParser.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827314 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(52) " "Verilog HDL assignment warning at SevenSegmentParser.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827314 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(56) " "Verilog HDL assignment warning at SevenSegmentParser.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827314 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(60) " "Verilog HDL assignment warning at SevenSegmentParser.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827314 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(64) " "Verilog HDL assignment warning at SevenSegmentParser.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827315 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegmentParser.sv(68) " "Verilog HDL assignment warning at SevenSegmentParser.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827315 "|MusicBox_Main|SevenSegmentParser:sevenSegmentParser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentParser:sevenSegmentParser\|SevenSegmentDisplay:sevenSegmentDisplay0 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentParser:sevenSegmentParser\|SevenSegmentDisplay:sevenSegmentDisplay0\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "sevenSegmentDisplay0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI_TriggerSmoother UI_TriggerSmoother:UIs_MusicKeys0 " "Elaborating entity \"UI_TriggerSmoother\" for hierarchy \"UI_TriggerSmoother:UIs_MusicKeys0\"" {  } { { "Source Code/MusicBox_Main.sv" "UIs_MusicKeys0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicKeysController MusicKeysController:musicKeysController " "Elaborating entity \"MusicKeysController\" for hierarchy \"MusicKeysController:musicKeysController\"" {  } { { "Source Code/MusicBox_Main.sv" "musicKeysController" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827345 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugString MusicKeysController.sv(7) " "Output port \"debugString\" at MusicKeysController.sv(7) has no driver" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581799827347 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxStateController MusicBoxStateController:musicBoxStateController " "Elaborating entity \"MusicBoxStateController\" for hierarchy \"MusicBoxStateController:musicBoxStateController\"" {  } { { "Source Code/MusicBox_Main.sv" "musicBoxStateController" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlaySong0 MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong0:musicBoxState_PlaySong0 " "Elaborating entity \"MusicBoxState_PlaySong0\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong0:musicBoxState_PlaySong0\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_PlaySong0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlaySong1 MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong1:musicBoxState_PlaySong1 " "Elaborating entity \"MusicBoxState_PlaySong1\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong1:musicBoxState_PlaySong1\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_PlaySong1" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_MakeRecording MusicBoxStateController:musicBoxStateController\|MusicBoxState_MakeRecording:musicBoxState_MakeRecording " "Elaborating entity \"MusicBoxState_MakeRecording\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_MakeRecording:musicBoxState_MakeRecording\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_MakeRecording" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlayRecording MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording " "Elaborating entity \"MusicBoxState_PlayRecording\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "MusicBoxState_PlayRecording" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_OutputControllerDac SPI_OutputControllerDac:sPI_OutputControllerDac " "Elaborating entity \"SPI_OutputControllerDac\" for hierarchy \"SPI_OutputControllerDac:sPI_OutputControllerDac\"" {  } { { "Source Code/MusicBox_Main.sv" "sPI_OutputControllerDac" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\"" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "clockGenerator_714Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827381 "|MusicBox_Main|SPI_OutputControllerDac:sPI_OutputControllerDac|ClockGenerator:clockGenerator_71Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_InputControllerDac SPI_InputControllerDac:sPI_InputControllerDac " "Elaborating entity \"SPI_InputControllerDac\" for hierarchy \"SPI_InputControllerDac:sPI_InputControllerDac\"" {  } { { "Source Code/MusicBox_Main.sv" "sPI_InputControllerDac" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator SPI_InputControllerDac:sPI_InputControllerDac\|ClockGenerator:clockGenerator_240KHz " "Elaborating entity \"ClockGenerator\" for hierarchy \"SPI_InputControllerDac:sPI_InputControllerDac\|ClockGenerator:clockGenerator_240KHz\"" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "clockGenerator_240KHz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (13)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581799827391 "|MusicBox_Main|SPI_InputControllerDac:sPI_InputControllerDac|ClockGenerator:clockGenerator_240KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalGenerator SignalGenerator:signalGenerator " "Elaborating entity \"SignalGenerator\" for hierarchy \"SignalGenerator:signalGenerator\"" {  } { { "Source Code/MusicBox_Main.sv" "signalGenerator" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Controller:sDRAM_Controller " "Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Controller:sDRAM_Controller\"" {  } { { "Source Code/MusicBox_Main.sv" "sDRAM_Controller" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_TestModule SDRAM_TestModule:sdRamTest " "Elaborating entity \"SDRAM_TestModule\" for hierarchy \"SDRAM_TestModule:sdRamTest\"" {  } { { "Source Code/MusicBox_Main.sv" "sdRamTest" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799827498 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegmentParser:sevenSegmentParser\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegmentParser:sevenSegmentParser\|Mod0\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799828332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegmentParser:sevenSegmentParser\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegmentParser:sevenSegmentParser\|Div0\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799828332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegmentParser:sevenSegmentParser\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegmentParser:sevenSegmentParser\|Mod1\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "Mod1" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799828332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799828332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799828332 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581799828332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod0\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799828411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod0 " "Instantiated megafunction \"SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828412 ""}  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581799828412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentParser:sevenSegmentParser\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SevenSegmentParser:sevenSegmentParser\|lpm_divide:Div0\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799828703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentParser:sevenSegmentParser\|lpm_divide:Div0 " "Instantiated megafunction \"SevenSegmentParser:sevenSegmentParser\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828703 ""}  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581799828703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod1\"" {  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799828807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod1 " "Instantiated megafunction \"SevenSegmentParser:sevenSegmentParser\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828808 ""}  } { { "Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/Max10 Segment Display/SevenSegmentParser.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581799828808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignalGenerator:signalGenerator\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SignalGenerator:signalGenerator\|lpm_divide:Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799828849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignalGenerator:signalGenerator\|lpm_divide:Div0 " "Instantiated megafunction \"SignalGenerator:signalGenerator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799828849 ""}  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581799828849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/lpm_divide_ttl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799828976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799828976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignalGenerator:signalGenerator\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SignalGenerator:signalGenerator\|lpm_divide:Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799829007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignalGenerator:signalGenerator\|lpm_divide:Mod0 " "Instantiated megafunction \"SignalGenerator:signalGenerator\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799829007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799829007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799829007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581799829007 ""}  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581799829007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dnl " "Found entity 1: lpm_divide_dnl" {  } { { "db/lpm_divide_dnl.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/lpm_divide_dnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799829072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799829072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799829099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799829099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/alt_u_div_2le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581799829154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799829154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581799829563 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[0\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[0\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[1\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[1\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[2\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[2\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[3\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[3\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[4\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[4\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[5\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[5\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[6\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[6\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[7\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[7\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[8\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[8\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[9\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[9\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[10\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[10\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[11\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[11\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[12\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[12\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[13\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[13\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[14\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[14\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SDRAM_Controller:sDRAM_Controller\|outputData\[15\] SDRAM_TestModule:sdRamTest\|Equal0 " "Converted the fan-out from the tri-state buffer \"SDRAM_Controller:sDRAM_Controller\|outputData\[15\]\" to the node \"SDRAM_TestModule:sdRamTest\|Equal0\" into an OR gate" {  } { { "Source Code/Utility/SDRAM_Controller.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SDRAM_Controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581799829604 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1581799829604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ClockEnable VCC " "Pin \"max10Board_SDRAM_ClockEnable\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_ClockEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[0\] GND " "Pin \"max10Board_SDRAM_Address\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[1\] GND " "Pin \"max10Board_SDRAM_Address\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[2\] GND " "Pin \"max10Board_SDRAM_Address\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[3\] GND " "Pin \"max10Board_SDRAM_Address\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[6\] GND " "Pin \"max10Board_SDRAM_Address\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[7\] GND " "Pin \"max10Board_SDRAM_Address\[7\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[8\] GND " "Pin \"max10Board_SDRAM_Address\[8\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[11\] GND " "Pin \"max10Board_SDRAM_Address\[11\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[12\] GND " "Pin \"max10Board_SDRAM_Address\[12\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_Address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_BankAddress\[0\] GND " "Pin \"max10Board_SDRAM_BankAddress\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_BankAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_BankAddress\[1\] GND " "Pin \"max10Board_SDRAM_BankAddress\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_BankAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_DataMask0 GND " "Pin \"max10Board_SDRAM_DataMask0\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_DataMask0"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_DataMask1 GND " "Pin \"max10Board_SDRAM_DataMask1\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_DataMask1"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ChipSelect_n GND " "Pin \"max10Board_SDRAM_ChipSelect_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_SDRAM_ChipSelect_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_GPIO_Input_SPI_CS_n VCC " "Pin \"max10Board_GPIO_Input_SPI_CS_n\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_GPIO_Input_SPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[0\] GND " "Pin \"max10Board_LEDSegments\[1\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[1\] GND " "Pin \"max10Board_LEDSegments\[1\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[2\] GND " "Pin \"max10Board_LEDSegments\[1\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[3\] GND " "Pin \"max10Board_LEDSegments\[1\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[4\] GND " "Pin \"max10Board_LEDSegments\[1\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[5\] GND " "Pin \"max10Board_LEDSegments\[1\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[6\] VCC " "Pin \"max10Board_LEDSegments\[1\]\[6\]\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[0\] GND " "Pin \"max10Board_LEDSegments\[2\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[1\] GND " "Pin \"max10Board_LEDSegments\[2\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[2\] GND " "Pin \"max10Board_LEDSegments\[2\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[3\] GND " "Pin \"max10Board_LEDSegments\[2\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[4\] GND " "Pin \"max10Board_LEDSegments\[2\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[5\] GND " "Pin \"max10Board_LEDSegments\[2\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[6\] VCC " "Pin \"max10Board_LEDSegments\[2\]\[6\]\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[0\] GND " "Pin \"max10Board_LEDSegments\[3\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[1\] GND " "Pin \"max10Board_LEDSegments\[3\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[2\] GND " "Pin \"max10Board_LEDSegments\[3\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[3\] GND " "Pin \"max10Board_LEDSegments\[3\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[4\] GND " "Pin \"max10Board_LEDSegments\[3\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[5\] GND " "Pin \"max10Board_LEDSegments\[3\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[6\] VCC " "Pin \"max10Board_LEDSegments\[3\]\[6\]\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[0\] GND " "Pin \"max10Board_LEDSegments\[4\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[1\] GND " "Pin \"max10Board_LEDSegments\[4\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[2\] GND " "Pin \"max10Board_LEDSegments\[4\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[3\] GND " "Pin \"max10Board_LEDSegments\[4\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[4\] GND " "Pin \"max10Board_LEDSegments\[4\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[5\] GND " "Pin \"max10Board_LEDSegments\[4\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[6\] VCC " "Pin \"max10Board_LEDSegments\[4\]\[6\]\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[0\] GND " "Pin \"max10Board_LEDSegments\[5\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[1\] GND " "Pin \"max10Board_LEDSegments\[5\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[2\] GND " "Pin \"max10Board_LEDSegments\[5\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[3\] GND " "Pin \"max10Board_LEDSegments\[5\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[4\] GND " "Pin \"max10Board_LEDSegments\[5\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[5\] GND " "Pin \"max10Board_LEDSegments\[5\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[6\] VCC " "Pin \"max10Board_LEDSegments\[5\]\[6\]\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LEDSegments[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[0\] VCC " "Pin \"max10Board_LED\[0\]\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[1\] GND " "Pin \"max10Board_LED\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[4\] GND " "Pin \"max10Board_LED\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[6\] GND " "Pin \"max10Board_LED\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[7\] GND " "Pin \"max10Board_LED\[7\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[8\] GND " "Pin \"max10Board_LED\[8\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[9\] GND " "Pin \"max10Board_LED\[9\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581799829944 "|MusicBox_Main|max10Board_LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581799829944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581799830063 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581799831455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.map.smsg " "Generated suppressed messages file C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799831548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581799831849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581799831849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[0\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[0\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[1\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[1\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[2\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[2\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[3\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[3\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[4\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[4\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[5\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[5\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_PlaySong1 " "No output dependent on input pin \"max10Board_GPIO_Input_PlaySong1\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_PlaySong1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_PlaySong0 " "No output dependent on input pin \"max10Board_GPIO_Input_PlaySong0\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_PlaySong0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MakeRecording " "No output dependent on input pin \"max10Board_GPIO_Input_MakeRecording\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_MakeRecording"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_PlayRecording " "No output dependent on input pin \"max10Board_GPIO_Input_PlayRecording\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_PlayRecording"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_SPI_SDO " "No output dependent on input pin \"max10Board_GPIO_Input_SPI_SDO\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_GPIO_Input_SPI_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_Buttons\[1\] " "No output dependent on input pin \"max10Board_Buttons\[1\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581799832055 "|MusicBox_Main|max10Board_Buttons[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581799832055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "764 " "Implemented 764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581799832056 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581799832056 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581799832056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581799832056 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1581799832056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581799832056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581799832134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 12:50:32 2020 " "Processing ended: Sat Feb 15 12:50:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581799832134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581799832134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581799832134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581799832134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581799833938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581799833947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 12:50:33 2020 " "Processing started: Sat Feb 15 12:50:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581799833947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581799833947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581799833948 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581799834155 ""}
{ "Info" "0" "" "Project  = FPGA_Music_Box" {  } {  } 0 0 "Project  = FPGA_Music_Box" 0 0 "Fitter" 0 0 1581799834156 ""}
{ "Info" "0" "" "Revision = FPGA_Music_Box" {  } {  } 0 0 "Revision = FPGA_Music_Box" 0 0 "Fitter" 0 0 1581799834156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581799834309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Music_Box 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FPGA_Music_Box\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581799834322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581799834369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581799834369 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|pll1\" as MAX 10 PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 143 multiplication of 103 " "Can't achieve requested value multiplication of 143 for clock output ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 103" {  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1581799834451 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] division of 50 division of 36 " "Can't achieve requested value division of 50 for clock output ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 36" {  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1581799834451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] 103 36 0 0 " "Implementing clock multiplication of 103, clock division of 36, and phase shift of 0 degrees (0 ps) for ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1581799834451 ""}  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1581799834451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581799834651 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581799834662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581799835068 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581799835068 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581799835072 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581799835072 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581799835073 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581799835073 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581799835073 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581799835073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581799835075 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581799836355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581799836356 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581799836358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581799836365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581799836365 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581799836366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581799836425 ""}  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581799836425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max10Board_50MhzClock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node max10Board_50MhzClock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581799836425 ""}  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581799836425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "Automatically promoted node SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581799836425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock~0 " "Destination node SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock~0" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581799836425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "max10Board_GPIO_Output_SPI_SCLK~output " "Destination node max10Board_GPIO_Output_SPI_SCLK~output" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581799836425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581799836425 ""}  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581799836425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockGenerator:clockGenerator_32Khz\|outputClock  " "Automatically promoted node ClockGenerator:clockGenerator_32Khz\|outputClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581799836425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockGenerator:clockGenerator_32Khz\|outputClock~0 " "Destination node ClockGenerator:clockGenerator_32Khz\|outputClock~0" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581799836425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581799836425 ""}  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581799836425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581799837126 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581799837127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581799837127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581799837129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581799837130 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581799837133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581799837133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581799837133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581799837176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581799837177 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581799837177 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|pll1 clk\[0\] max10Board_SDRAM_Clock~output " "PLL \"ALTPLL_Clock:aLTPLL_Clock_143Mhz\|altpll:altpll_component\|ALTPLL_Clock_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"max10Board_SDRAM_Clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_clock_altpll.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/altpll_clock_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/program files/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ALTPLL_Clock.v" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/ALTPLL_Clock.v" 103 0 0 } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 132 0 0 } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 97 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581799837317 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581799837405 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1581799837417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581799839669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581799839899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581799839932 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581799842369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581799842369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581799843409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581799845462 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581799845462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581799846851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581799846851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581799846855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581799847135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581799847150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581799848135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581799848136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581799849417 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581799850556 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581799850973 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 MAX 10 " "40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[0\] 3.3 V Schmitt Trigger V10 " "Pin max10Board_GPIO_Input_MusicKeys\[0\] uses I/O standard 3.3 V Schmitt Trigger at V10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[1\] 3.3 V Schmitt Trigger W10 " "Pin max10Board_GPIO_Input_MusicKeys\[1\] uses I/O standard 3.3 V Schmitt Trigger at W10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[2\] 3.3 V Schmitt Trigger V9 " "Pin max10Board_GPIO_Input_MusicKeys\[2\] uses I/O standard 3.3 V Schmitt Trigger at V9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[3\] 3.3 V Schmitt Trigger W9 " "Pin max10Board_GPIO_Input_MusicKeys\[3\] uses I/O standard 3.3 V Schmitt Trigger at W9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[4\] 3.3 V Schmitt Trigger V8 " "Pin max10Board_GPIO_Input_MusicKeys\[4\] uses I/O standard 3.3 V Schmitt Trigger at V8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[5\] 3.3 V Schmitt Trigger W8 " "Pin max10Board_GPIO_Input_MusicKeys\[5\] uses I/O standard 3.3 V Schmitt Trigger at W8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlaySong1 3.3 V Schmitt Trigger W7 " "Pin max10Board_GPIO_Input_PlaySong1 uses I/O standard 3.3 V Schmitt Trigger at W7" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlaySong1 } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlaySong1" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlaySong0 3.3 V Schmitt Trigger W6 " "Pin max10Board_GPIO_Input_PlaySong0 uses I/O standard 3.3 V Schmitt Trigger at W6" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlaySong0 } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlaySong0" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MakeRecording 3.3 V Schmitt Trigger V5 " "Pin max10Board_GPIO_Input_MakeRecording uses I/O standard 3.3 V Schmitt Trigger at V5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MakeRecording } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MakeRecording" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlayRecording 3.3 V Schmitt Trigger W5 " "Pin max10Board_GPIO_Input_PlayRecording uses I/O standard 3.3 V Schmitt Trigger at W5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlayRecording } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlayRecording" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_SPI_SDO 3.3-V LVCMOS Y11 " "Pin max10Board_GPIO_Input_SPI_SDO uses I/O standard 3.3-V LVCMOS at Y11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_SPI_SDO } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_SPI_SDO" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_Buttons\[1\] 3.3 V Schmitt Trigger A7 " "Pin max10Board_Buttons\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_Buttons[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_Buttons\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[0\] 3.3-V LVTTL Y21 " "Pin max10Board_SDRAM_Data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[1\] 3.3-V LVTTL Y20 " "Pin max10Board_SDRAM_Data\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[2\] 3.3-V LVTTL AA22 " "Pin max10Board_SDRAM_Data\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[3\] 3.3-V LVTTL AA21 " "Pin max10Board_SDRAM_Data\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[4\] 3.3-V LVTTL Y22 " "Pin max10Board_SDRAM_Data\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[5\] 3.3-V LVTTL W22 " "Pin max10Board_SDRAM_Data\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[6\] 3.3-V LVTTL W20 " "Pin max10Board_SDRAM_Data\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[7\] 3.3-V LVTTL V21 " "Pin max10Board_SDRAM_Data\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[8\] 3.3-V LVTTL P21 " "Pin max10Board_SDRAM_Data\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[9\] 3.3-V LVTTL J22 " "Pin max10Board_SDRAM_Data\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[10\] 3.3-V LVTTL H21 " "Pin max10Board_SDRAM_Data\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[10] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[10\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[11\] 3.3-V LVTTL H22 " "Pin max10Board_SDRAM_Data\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[11] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[11\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[12\] 3.3-V LVTTL G22 " "Pin max10Board_SDRAM_Data\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[12] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[12\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[13\] 3.3-V LVTTL G20 " "Pin max10Board_SDRAM_Data\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[13] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[13\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[14\] 3.3-V LVTTL G19 " "Pin max10Board_SDRAM_Data\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[14] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[14\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[15\] 3.3-V LVTTL F22 " "Pin max10Board_SDRAM_Data\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[15] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[15\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_50MhzClock 3.3-V LVTTL P11 " "Pin max10Board_50MhzClock uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_50MhzClock } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_50MhzClock" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_Buttons\[0\] 3.3 V Schmitt Trigger B8 " "Pin max10Board_Buttons\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_Buttons[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_Buttons\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[9\] 3.3-V LVTTL F15 " "Pin max10board_switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[8\] 3.3-V LVTTL B14 " "Pin max10board_switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[7\] 3.3-V LVTTL A14 " "Pin max10board_switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[6\] 3.3-V LVTTL A13 " "Pin max10board_switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[5\] 3.3-V LVTTL B12 " "Pin max10board_switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[4\] 3.3-V LVTTL A12 " "Pin max10board_switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[3\] 3.3-V LVTTL C12 " "Pin max10board_switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[2\] 3.3-V LVTTL D12 " "Pin max10board_switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[1\] 3.3-V LVTTL C11 " "Pin max10board_switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[0\] 3.3-V LVTTL C10 " "Pin max10board_switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581799850997 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1581799850997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.fit.smsg " "Generated suppressed messages file C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581799851115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5387 " "Peak virtual memory: 5387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581799851955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 12:50:51 2020 " "Processing ended: Sat Feb 15 12:50:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581799851955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581799851955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581799851955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581799851955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581799853295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581799853302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 12:50:53 2020 " "Processing started: Sat Feb 15 12:50:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581799853302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581799853302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581799853303 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1581799855952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581799856134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581799857338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 12:50:57 2020 " "Processing ended: Sat Feb 15 12:50:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581799857338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581799857338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581799857338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581799857338 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581799858120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581799858867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581799858876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 12:50:58 2020 " "Processing started: Sat Feb 15 12:50:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581799858876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581799858876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_sta FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581799858876 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1581799859170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581799859798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799859842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799859842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581799860253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799860253 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name max10Board_50MhzClock max10Board_50MhzClock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name max10Board_50MhzClock max10Board_50MhzClock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581799860256 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581799860256 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581799860256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799860256 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581799860257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581799860257 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581799860257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581799860262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581799860264 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581799860265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581799860278 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1581799860295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581799860300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.928 " "Worst-case setup slack is -28.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.928            -269.637 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -28.928            -269.637 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.343             -81.416 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -6.343             -81.416 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978              -3.924 max10Board_50MhzClock  " "   -1.978              -3.924 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.585               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799860309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.342               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.348               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 max10Board_50MhzClock  " "    0.348               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.436               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799860322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581799860333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581799860344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.212               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.212               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 max10Board_50MhzClock  " "    9.636               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799860357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799860357 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581799860384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581799860414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581799861835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581799862012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581799862029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.356 " "Worst-case setup slack is -26.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.356            -244.642 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -26.356            -244.642 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.698             -73.251 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -5.698             -73.251 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791              -3.537 max10Board_50MhzClock  " "   -1.791              -3.537 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.123               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.123               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799862037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.307               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 max10Board_50MhzClock  " "    0.312               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.402               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799862059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581799862069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581799862081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.204               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.204               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 max10Board_50MhzClock  " "    9.648               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799862091 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581799862111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581799862356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581799862360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.545 " "Worst-case setup slack is -11.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.545             -95.966 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -11.545             -95.966 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021             -25.280 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -2.021             -25.280 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -1.495 max10Board_50MhzClock  " "   -0.751              -1.495 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.327               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.327               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799862369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.147               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 max10Board_50MhzClock  " "    0.152               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.175               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799862382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581799862393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581799862402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.000             -28.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.000             -15.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.270               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.270               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 max10Board_50MhzClock  " "    9.329               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581799862413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581799862413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581799863923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581799863925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581799864063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 12:51:04 2020 " "Processing ended: Sat Feb 15 12:51:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581799864063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581799864063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581799864063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581799864063 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581799864779 ""}
