
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>History of general-purpose CPUs - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"Xnu0lQpAICAAAB@V2cYAAABR","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"History_of_general-purpose_CPUs","wgTitle":"History of general-purpose CPUs","wgCurRevisionId":947193034,"wgRevisionId":947193034,"wgArticleId":9506857,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 errors: missing periodical","Webarchive template wayback links","Articles needing additional references from March 2009","All articles needing additional references","Articles that may contain original research from March 2009",
"All articles that may contain original research","Articles with multiple maintenance issues","All articles with vague or ambiguous time","Vague or ambiguous time from February 2012","All articles with unsourced statements","Articles with unsourced statements from April 2017","Central processing unit","History of computing hardware","History of computing"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"History_of_general-purpose_CPUs","wgRelevantArticleId":9506857,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,
"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q5867906","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head",
"mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.tokens@tffin",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.24"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-History_of_general-purpose_CPUs rootpage-History_of_general-purpose_CPUs skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">History of general-purpose CPUs</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><table class="vertical-navbox nowraplinks hlist" style="float:right;clear:right;width:22.0em;margin:0 0 1.0em 1.0em;background:#f9f9f9;border:1px solid #aaa;padding:0.2em;border-spacing:0.4em 0;text-align:center;line-height:1.4em;font-size:88%"><tbody><tr><th style="padding:0.2em 0.4em 0.2em;font-size:145%;line-height:1.2em"><a href="/wiki/History_of_computing" title="History of computing">History of computing</a></th></tr><tr><th style="padding:0.1em">
<a href="/wiki/Computer_hardware" title="Computer hardware">Hardware</a></th></tr><tr><td style="padding:0 0.1em 0.4em">
<ul><li><a href="/wiki/History_of_computing_hardware" title="History of computing hardware">Hardware before 1960</a></li>
<li><a href="/wiki/History_of_computing_hardware_(1960s%E2%80%93present)" title="History of computing hardware (1960s–present)">Hardware 1960s to present</a></li></ul></td>
</tr><tr><th style="padding:0.1em">
<a href="/wiki/Software" title="Software">Software</a></th></tr><tr><td style="padding:0 0.1em 0.4em">
<ul><li><a href="/wiki/History_of_software" title="History of software">Software</a></li>
<li><a href="/wiki/History_of_Unix" title="History of Unix">Unix</a></li>
<li><a href="/wiki/History_of_free_and_open-source_software" title="History of free and open-source software">Free software and open-source software</a></li></ul></td>
</tr><tr><th style="padding:0.1em">
<a href="/wiki/Computer_science" title="Computer science">Computer science</a></th></tr><tr><td style="padding:0 0.1em 0.4em">
<ul><li><a href="/wiki/History_of_artificial_intelligence" title="History of artificial intelligence">Artificial intelligence</a></li>
<li><a href="/wiki/History_of_compiler_construction" title="History of compiler construction">Compiler construction</a></li>
<li><a href="/wiki/History_of_computer_science" title="History of computer science">Computer science</a></li>
<li><a href="/wiki/History_of_operating_systems" title="History of operating systems">Operating systems</a></li>
<li><a href="/wiki/History_of_programming_languages" title="History of programming languages">Programming languages</a></li>
<li><a href="/wiki/List_of_pioneers_in_computer_science" title="List of pioneers in computer science">Prominent pioneers</a></li>
<li><a href="/wiki/History_of_software_engineering" title="History of software engineering">Software engineering</a></li></ul></td>
</tr><tr><th style="padding:0.1em">
Modern concepts</th></tr><tr><td style="padding:0 0.1em 0.4em">
<ul><li><a class="mw-selflink selflink">General-purpose CPUs</a></li>
<li><a href="/wiki/History_of_the_graphical_user_interface" title="History of the graphical user interface">Graphical user interface</a></li>
<li><a href="/wiki/History_of_the_Internet" title="History of the Internet">Internet</a></li>
<li><a href="/wiki/History_of_laptops" title="History of laptops">Laptops</a></li>
<li><a href="/wiki/History_of_personal_computers" title="History of personal computers">Personal computers</a></li>
<li><a href="/wiki/History_of_video_games" title="History of video games">Video games</a></li>
<li><a href="/wiki/History_of_the_World_Wide_Web" title="History of the World Wide Web">World Wide Web</a></li></ul></td>
</tr><tr><th style="padding:0.1em">
By country</th></tr><tr><td style="padding:0 0.1em 0.4em">
<ul><li><a href="/wiki/History_of_computer_hardware_in_Bulgaria" title="History of computer hardware in Bulgaria">Bulgaria</a></li>
<li><a href="/wiki/History_of_computing_in_Poland" title="History of computing in Poland">Poland</a></li>
<li><a href="/wiki/History_of_computing_in_Romania" title="History of computing in Romania">Romania</a></li>
<li><a href="/wiki/History_of_computer_hardware_in_Soviet_Bloc_countries" title="History of computer hardware in Soviet Bloc countries">Soviet Bloc</a></li>
<li><a href="/wiki/History_of_computing_in_the_Soviet_Union" title="History of computing in the Soviet Union">Soviet Union</a></li>
<li><a href="/wiki/History_of_computer_hardware_in_Yugoslavia" title="History of computer hardware in Yugoslavia">Yugoslavia</a></li></ul></td>
</tr><tr><th style="padding:0.1em">
<a href="/wiki/Timeline_of_computing" title="Timeline of computing">Timeline of computing</a></th></tr><tr><td style="padding:0 0.1em 0.4em">
<ul><li><a href="/wiki/Timeline_of_computing_hardware_before_1950" title="Timeline of computing hardware before 1950">before 1950</a></li>
<li><a href="/wiki/Timeline_of_computing_1950%E2%80%9379" class="mw-redirect" title="Timeline of computing 1950–79">1950–1979</a></li>
<li><a href="/wiki/Timeline_of_computing_1980%E2%80%9389" class="mw-redirect" title="Timeline of computing 1980–89">1980–1989</a></li>
<li><a href="/wiki/Timeline_of_computing_1990%E2%80%9399" class="mw-redirect" title="Timeline of computing 1990–99">1990–1999</a></li>
<li><a href="/wiki/Timeline_of_computing_2000%E2%80%9309" class="mw-redirect" title="Timeline of computing 2000–09">2000–2009</a></li>
<li><a href="/wiki/Timeline_of_computing_2010%E2%80%9319" class="mw-redirect" title="Timeline of computing 2010–19">2010–2019</a></li>
<li><a href="/wiki/Category:Computing_timelines" title="Category:Computing timelines"><i>more timelines</i> ...</a></li></ul></td>
</tr><tr><th style="padding:0.1em">
<a href="/wiki/Glossary_of_computer_science" title="Glossary of computer science">Glossary of computer science</a></th></tr><tr><td style="padding:0.3em 0.4em 0.3em;font-weight:bold">
<ul><li><img alt="Category" src="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/16px-Folder_Hexagonal_Icon.svg.png" decoding="async" title="Category" width="16" height="14" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/24px-Folder_Hexagonal_Icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/32px-Folder_Hexagonal_Icon.svg.png 2x" data-file-width="36" data-file-height="31" /> <a href="/wiki/Category:History_of_computing" title="Category:History of computing">Category</a></li></ul></td></tr><tr><td style="text-align:right;font-size:115%"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:History_of_computing" title="Template:History of computing"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:History_of_computing" title="Template talk:History of computing"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:History_of_computing&amp;action=edit"><abbr title="Edit this template">e</abbr></a></li></ul></div></td></tr></tbody></table>
<table class="box-Multiple_issues plainlinks metadata ambox ambox-content ambox-multiple_issues compact-ambox" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/40px-Ambox_important.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/60px-Ambox_important.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/80px-Ambox_important.svg.png 2x" data-file-width="40" data-file-height="40" /></div></td><td class="mbox-text"><div class="mbox-text-span"><div class="mw-collapsible" style="width:95%; margin: 0.2em 0;"><b>This article has multiple issues.</b> Please help <b><a class="external text" href="https://en.wikipedia.org/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit">improve it</a></b> or discuss these issues on the <b><a href="/wiki/Talk:History_of_general-purpose_CPUs" title="Talk:History of general-purpose CPUs">talk page</a></b>. <small><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove these template messages</a>)</i></small>
<div class="mw-collapsible-content" style="margin-top: 0.3em;">
      <table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?as_eq=wikipedia&amp;q=%22History+of+general-purpose+CPUs%22">"History of general-purpose CPUs"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?tbm=nws&amp;q=%22History+of+general-purpose+CPUs%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?&amp;q=%22History+of+general-purpose+CPUs%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?tbs=bks:1&amp;q=%22History+of+general-purpose+CPUs%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//scholar.google.com/scholar?q=%22History+of+general-purpose+CPUs%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22History+of+general-purpose+CPUs%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">March 2009</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<table class="box-Original_research plainlinks metadata ambox ambox-content ambox-Original_research" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/40px-Ambox_important.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/60px-Ambox_important.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/80px-Ambox_important.svg.png 2x" data-file-width="40" data-file-height="40" /></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>possibly contains <a href="/wiki/Wikipedia:No_original_research" title="Wikipedia:No original research">original research</a></b>.<span class="hide-when-compact"> Please <a class="external text" href="https://en.wikipedia.org/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit">improve it</a> by <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verifying</a> the claims made and adding <a href="/wiki/Wikipedia:Citing_sources#Inline_citations" title="Wikipedia:Citing sources">inline citations</a>. Statements consisting only of original research should be removed.</span>  <small class="date-container"><i>(<span class="date">March 2009</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
    </div>
</div><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>The <b>history of general-purpose <a href="/wiki/CPU" class="mw-redirect" title="CPU">CPUs</a></b> is a continuation of the earlier <a href="/wiki/History_of_computing_hardware" title="History of computing hardware">history of computing hardware</a>.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#1950s:_Early_designs"><span class="tocnumber">1</span> <span class="toctext">1950s: Early designs</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#1960s:_Computer_revolution_and_CISC"><span class="tocnumber">2</span> <span class="toctext">1960s: Computer revolution and CISC</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Late_1960s–early_1970s:_LSI_and_microprocessors"><span class="tocnumber">3</span> <span class="toctext">Late 1960s–early 1970s: LSI and microprocessors</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#1970s:_Microprocessor_revolution"><span class="tocnumber">4</span> <span class="toctext">1970s: Microprocessor revolution</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Early_1980s–1990s:_Lessons_of_RISC"><span class="tocnumber">5</span> <span class="toctext">Early 1980s–1990s: Lessons of RISC</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Mid-to-late_1980s:_Exploiting_instruction_level_parallelism"><span class="tocnumber">6</span> <span class="toctext">Mid-to-late 1980s: Exploiting instruction level parallelism</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#1990_to_today:_Looking_forward"><span class="tocnumber">7</span> <span class="toctext">1990 to today: Looking forward</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#VLIW_and_EPIC"><span class="tocnumber">7.1</span> <span class="toctext">VLIW and EPIC</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Multi-threading"><span class="tocnumber">7.2</span> <span class="toctext">Multi-threading</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Multi-core"><span class="tocnumber">7.3</span> <span class="toctext">Multi-core</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Intelligent_RAM"><span class="tocnumber">7.3.1</span> <span class="toctext">Intelligent RAM</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-12"><a href="#Reconfigurable_logic"><span class="tocnumber">7.4</span> <span class="toctext">Reconfigurable logic</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Open_source_processors"><span class="tocnumber">7.5</span> <span class="toctext">Open source processors</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Asynchronous_CPUs"><span class="tocnumber">7.6</span> <span class="toctext">Asynchronous CPUs</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Optical_communication"><span class="tocnumber">7.7</span> <span class="toctext">Optical communication</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Optical_processors"><span class="tocnumber">7.8</span> <span class="toctext">Optical processors</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Ionic_processors"><span class="tocnumber">7.9</span> <span class="toctext">Ionic processors</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Belt_machine_architecture"><span class="tocnumber">7.10</span> <span class="toctext">Belt machine architecture</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-19"><a href="#Timeline_of_events"><span class="tocnumber">8</span> <span class="toctext">Timeline of events</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#References"><span class="tocnumber">10</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="1950s:_Early_designs">1950s: Early designs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=1" title="Edit section: 1950s: Early designs">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:IBMVacuumTubeModule.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/e7/IBMVacuumTubeModule.jpg/250px-IBMVacuumTubeModule.jpg" decoding="async" width="250" height="228" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/e7/IBMVacuumTubeModule.jpg/375px-IBMVacuumTubeModule.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/e7/IBMVacuumTubeModule.jpg/500px-IBMVacuumTubeModule.jpg 2x" data-file-width="1482" data-file-height="1349" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:IBMVacuumTubeModule.jpg" class="internal" title="Enlarge"></a></div>A Vacuum tube module from early 700 series IBM computers</div></div></div>
<p>In the early 1950s, each computer design was unique. There were no upward-compatible machines or computer architectures with multiple, differing implementations. Programs written for one machine would run on no other kind, even other kinds from the same company. This was not a major drawback then because no large body of software had been developed to run on computers, so starting programming from scratch was not seen as a large barrier.
</p><p>The design freedom of the time was very important because designers were very constrained by the cost of electronics, and only starting to explore how a computer could best be organized. Some of the basic features introduced during this period included <a href="/wiki/Index_register" title="Index register">index registers</a> (on the <a href="/wiki/Ferranti_Mark_1" title="Ferranti Mark 1">Ferranti Mark 1</a>), a <a href="/wiki/Return_statement" title="Return statement">return address</a> saving instruction (<a href="/wiki/UNIVAC_I" title="UNIVAC I">UNIVAC I</a>), immediate operands (<a href="/wiki/IBM_704" title="IBM 704">IBM 704</a>), and detecting invalid operations (<a href="/wiki/IBM_650" title="IBM 650">IBM 650</a>).
</p><p>By the end of the 1950s, commercial builders had developed factory-constructed, truck-deliverable computers. The most widely installed computer was the <a href="/wiki/IBM_650" title="IBM 650">IBM 650</a>, which used <a href="/wiki/Drum_memory" title="Drum memory">drum memory</a> onto which programs were loaded using either paper <a href="/wiki/Punched_tape" title="Punched tape">punched tape</a> or <a href="/wiki/Punched_card" title="Punched card">punched cards</a>. Some very high-end machines also included <a href="/wiki/Core_memory" class="mw-redirect" title="Core memory">core memory</a> which provided higher speeds. <a href="/wiki/Hard_disk" class="mw-redirect" title="Hard disk">Hard disks</a> were also starting to grow popular.
</p><p>A computer is an automatic <a href="/wiki/Abacus" title="Abacus">abacus</a>. The type of number system affects the way it works. In the early 1950s, most computers were built for specific numerical processing tasks, and many machines used decimal numbers as their basic number system; that is, the mathematical functions of the machines worked in base-10 instead of base-2 as is common today. These were not merely <a href="/wiki/Binary_coded_decimal" class="mw-redirect" title="Binary coded decimal">binary coded decimal</a> (BCD). Most machines had ten vacuum tubes per digit in each <a href="/wiki/Processor_register" title="Processor register">processor register</a>. Some early <a href="/wiki/Soviet_Union" title="Soviet Union">Soviet</a> computer designers implemented systems based on <a href="/wiki/Ternary_logic" class="mw-redirect" title="Ternary logic">ternary logic</a>; that is, a bit could have three states: +1, 0, or -1, corresponding to positive, zero, or negative voltage.
</p><p>An early project for the <a href="/wiki/U.S._Air_Force" class="mw-redirect" title="U.S. Air Force">U.S. Air Force</a>, <a href="/wiki/BINAC" title="BINAC">BINAC</a> attempted to make a lightweight, simple computer by using binary arithmetic. It deeply impressed the industry.
</p><p>As late as 1970, major computer languages were unable to standardize their numeric behavior because decimal computers had groups of users too large to alienate.
</p><p>Even when designers used a binary system, they still had many odd ideas. Some used sign-magnitude arithmetic (-1 = 10001), or <a href="/wiki/Ones%27_complement" title="Ones&#39; complement">ones' complement</a> (-1 = 11110), rather than modern <a href="/wiki/Two%27s_complement" title="Two&#39;s complement">two's complement</a> arithmetic (-1 = 11111). Most computers used six-bit character sets because they adequately encoded Hollerith <a href="/wiki/Punched_card" title="Punched card">punched cards</a>. It was a major revelation to designers of this period to realize that the data word should be a multiple of the character size. They began to design computers with 12-, 24- and 36-bit data words (e.g., see the <a href="/wiki/TX-2" title="TX-2">TX-2</a>).
</p><p>In this era, <a href="/wiki/Grosch%27s_law" title="Grosch&#39;s law">Grosch's law</a> dominated computer design: computer cost increased as the square of its speed.
</p>
<h2><span class="mw-headline" id="1960s:_Computer_revolution_and_CISC">1960s: Computer revolution and CISC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=2" title="Edit section: 1960s: Computer revolution and CISC">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>One major problem with early computers was that a program for one would work on no others. Computer companies found that their customers had little reason to remain loyal to a given brand, as the next computer they bought would be incompatible anyway. At that point, the only concerns were usually price and performance.
</p><p>In 1962, IBM tried a new approach to designing computers. The plan was to make a family of computers that could all run the same software, but with different performances, and at different prices. As users' needs grew, they could move up to larger computers, and still keep all of their investment in programs, data and storage media.
</p><p>To do this, they designed one <i>reference computer</i> named <i><a href="/wiki/System/360" class="mw-redirect" title="System/360">System/360</a></i> (S/360). This was a virtual computer, a reference instruction set, and abilities that all machines in the family would support. To provide different classes of machines, each computer in the family would use more or less hardware emulation, and more or less <a href="/wiki/Microprogram" class="mw-redirect" title="Microprogram">microprogram</a> emulation, to create a machine able to run the full S/360 <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>.
</p><p>For instance, a low-end machine could include a very simple processor for low cost. However this would require the use of a larger microcode emulator to provide the rest of the instruction set, which would slow it down. A high-end machine would use a much more complex processor that could directly process more of the S/360 design, thus running a much simpler and faster emulator.
</p><p>IBM chose consciously to make the reference <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> quite complex, and very capable. Even though the computer was complex, its <i><a href="/wiki/Control_store" title="Control store">control store</a></i> holding the <a href="/wiki/Microprogram" class="mw-redirect" title="Microprogram">microprogram</a> would stay relatively small, and could be made with very fast memory. Another important effect was that one instruction could describe quite a complex sequence of operations. Thus the computers would generally have to fetch fewer instructions from the main memory, which could be made slower, smaller and less costly for a given mix of speed and price.
</p><p>As the S/360 was to be a successor to both scientific machines like the <a href="/wiki/IBM_7090" title="IBM 7090">7090</a> and data processing machines like the <a href="/wiki/IBM_1401" title="IBM 1401">1401</a>, it needed a design that could reasonably support all forms of processing. Hence the instruction set was designed to manipulate simple binary numbers, and text, scientific floating-point (similar to the numbers used in a calculator), and the <a href="/wiki/Binary_coded_decimal" class="mw-redirect" title="Binary coded decimal">binary coded decimal</a> arithmetic needed by accounting systems.
</p><p>Almost all following computers included these innovations in some form. This basic set of features is now called <i><a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a></i> (CISC, pronounced "sisk"), a term not invented until many years later, when <i><a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">reduced instruction set computing</a></i> (RISC) began to get market share.
</p><p>In many CISCs, an instruction could access either registers or memory, usually in several different ways. This made the CISCs easier to program, because a programmer could remember only thirty to a hundred instructions, and a set of three to ten <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> rather than thousands of distinct instructions. This was called an <i><a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">orthogonal instruction set</a></i>. The <a href="/wiki/PDP-11" title="PDP-11">PDP-11</a> and <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> architecture are examples of nearly orthogonal instruction sets.
</p><p>There was also the <i><a href="/wiki/BUNCH" title="BUNCH">BUNCH</a></i> (<a href="/wiki/Burroughs_Corporation" title="Burroughs Corporation">Burroughs</a>, <a href="/wiki/UNIVAC" title="UNIVAC">UNIVAC</a>, <a href="/wiki/NCR_Corporation" title="NCR Corporation">NCR</a>, <a href="/wiki/Control_Data_Corporation" title="Control Data Corporation">Control Data Corporation</a>, and <a href="/wiki/Honeywell" title="Honeywell">Honeywell</a>) that competed against IBM at this time; however, IBM dominated the era with S/360.
</p><p>The Burroughs Corporation (which later merged with Sperry/Univac to form <a href="/wiki/Unisys" title="Unisys">Unisys</a>) offered an alternative to S/360 with their <a href="/wiki/Burroughs_large_systems" title="Burroughs large systems">Burroughs large systems</a> B5000 series. In 1961, the B5000 had virtual memory, symmetric multiprocessing, a multiprogramming operating system (Master Control Program (MCP)), written in <a href="/wiki/ALGOL_60" title="ALGOL 60">ALGOL 60</a>, and the industry's first recursive-descent compilers as early as 1963.
</p>
<h2><span id="Late_1960s.E2.80.93early_1970s:_LSI_and_microprocessors"></span><span class="mw-headline" id="Late_1960s–early_1970s:_LSI_and_microprocessors">Late 1960s–early 1970s: LSI and microprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=3" title="Edit section: Late 1960s–early 1970s: LSI and microprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The <a href="/wiki/MOSFET" title="MOSFET">MOSFET</a> (metal-oxide-semiconductor field-effect transistor), also known as the MOS transistor, was invented by <a href="/wiki/Mohamed_Atalla" class="mw-redirect" title="Mohamed Atalla">Mohamed Atalla</a> and <a href="/wiki/Dawon_Kahng" title="Dawon Kahng">Dawon Kahng</a> at <a href="/wiki/Bell_Labs" title="Bell Labs">Bell Labs</a> in 1959, and demonstrated in 1960. This led to the development of the <a href="/wiki/Metal-oxide-semiconductor" class="mw-redirect" title="Metal-oxide-semiconductor">metal-oxide-semiconductor</a> (MOS) <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC), proposed by Kahng in 1961, and fabricated by Fred Heiman and Steven Hofstein at <a href="/wiki/RCA" title="RCA">RCA</a> in 1962.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup> With its <a href="/wiki/MOSFET_scaling" class="mw-redirect" title="MOSFET scaling">high scalability</a>,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup> and much lower power consumption and higher density than <a href="/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">bipolar junction transistors</a>,<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup> the MOSFET made it possible to build <a href="/wiki/Large-scale_integration" class="mw-redirect" title="Large-scale integration">high-density</a> integrated circuits.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> Advances in <a href="/wiki/MOSFET" title="MOSFET">MOS</a> integrated circuit technology led to the development of <a href="/wiki/Large-scale_integration" class="mw-redirect" title="Large-scale integration">large-scale integration</a> (LSI) chips in the late 1960s and eventually the invention of the <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a> in the early 1970s.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup>
</p><p>In the 1960s, the development of electronic <a href="/wiki/Calculator" title="Calculator">calculators</a>, electronic <a href="/wiki/Clock" title="Clock">clocks</a>, the <a href="/wiki/Apollo_guidance_computer" class="mw-redirect" title="Apollo guidance computer">Apollo guidance computer</a>, and <a href="/wiki/Minuteman_missile" class="mw-redirect" title="Minuteman missile">Minuteman missile</a>, helped make MOS integrated circuits economical and practical. In the late 1960s, the first calculator and clock chips began to show that very small computers might be possible with <a href="/wiki/Large-scale_integration" class="mw-redirect" title="Large-scale integration">large-scale integration</a> (LSI). This culminated in the invention of the <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a>, a single-chip CPU. The <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, released in 1971, was the first commercial microprocessor.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> The origins of the 4004 date back to the "Busicom Project",<sup id="cite_ref-ieee_9-0" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup> which began at Japanese <a href="/wiki/Calculator" title="Calculator">calculator</a> company <a href="/wiki/Busicom" title="Busicom">Busicom</a> in April 1968, when engineer <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a> was tasked with designing a special-purpose <a href="/wiki/Integrated_circuit#Generations" title="Integrated circuit">LSI</a> chipset, along with his supervisor Tadashi Tanba, for use in the <a href="/wiki/Busicom" title="Busicom">Busicom 141-PF</a> <a href="/wiki/Desktop_calculator" class="mw-redirect" title="Desktop calculator">desktop calculator</a> with integrated printer.<sup id="cite_ref-tout1_10-0" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup><sup id="cite_ref-shima_11-0" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> His initial design consisted of seven LSI chips, including a three-chip <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a>.<sup id="cite_ref-ieee_9-1" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup> His design included <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic units</a> (<a href="/wiki/Adder_(electronics)" title="Adder (electronics)">adders</a>), multiplier units, <a href="/wiki/Processor_register" title="Processor register">registers</a>, <a href="/wiki/Read-only_memory" title="Read-only memory">read-only memory</a>, and a <a href="/wiki/Macro_instruction" class="mw-redirect" title="Macro instruction">macro-instruction</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">set</a> to control a <a href="/wiki/Decimal_computer" title="Decimal computer">decimal computer</a> system.<sup id="cite_ref-tout1_10-1" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup> Busicom then wanted a general-purpose LSI chipset, for not only desktop calculators, but also other equipment such as a <a href="/wiki/Automated_teller_machine" title="Automated teller machine">teller machine</a>, <a href="/wiki/Cash_register" title="Cash register">cash register</a> and <a href="/wiki/Change_machine" title="Change machine">billing machine</a>. Shima thus began work on a general-purpose LSI chipset in late 1968.<sup id="cite_ref-shima_11-1" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> <a href="/wiki/Sharp_Corporation" title="Sharp Corporation">Sharp</a> engineer <a href="/wiki/Tadashi_Sasaki_(engineer)" title="Tadashi Sasaki (engineer)">Tadashi Sasaki</a>, who also became involved with its development, conceived of a single-chip microprocessor in 1968, when he discussed the concept at a brainstorming meeting that was held in Japan. Sasaki attributes the basic invention to break the calculator chipset into four parts with <a href="/wiki/Read-only_memory" title="Read-only memory">ROM</a> (4001), <a href="/wiki/RAM" class="mw-redirect" title="RAM">RAM</a> (4002), <a href="/wiki/Shift_register" title="Shift register">shift registers</a> (4003) and <a href="/wiki/CPU" class="mw-redirect" title="CPU">CPU</a> (4004) to an unnamed woman, a software engineering researcher from <a href="/wiki/Nara_Women%27s_University" title="Nara Women&#39;s University">Nara Women's College</a>, who was present at the meeting. Sasaki then had his first meeting with <a href="/wiki/Robert_Noyce" title="Robert Noyce">Robert Noyce</a> from <a href="/wiki/Intel" title="Intel">Intel</a> in 1968, and presented the woman's four-division chipset concept to Intel and Busicom.<sup id="cite_ref-sasaki_12-0" class="reference"><a href="#cite_note-sasaki-12">&#91;12&#93;</a></sup>
</p><p>Busicom approached the American company <a href="/wiki/Intel" title="Intel">Intel</a> for manufacturing help in 1969. Intel, which was more of a memory company back then, had facilities to manufacture the high density <a href="/wiki/Silicon_gate" class="mw-redirect" title="Silicon gate">silicon gate</a> <a href="/wiki/MOSFET#Metal–oxide–semiconductor_structure" title="MOSFET">MOS</a> chip Busicom required.<sup id="cite_ref-shima_11-2" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> Shima went to Intel in June 1969 to present his design proposal. Due to Intel lacking logic engineers to understand the logic schematics or circuit engineers to convert them, Intel asked Shima to simplify the logic.<sup id="cite_ref-shima_11-3" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> Intel wanted a single-chip CPU design,<sup id="cite_ref-shima_11-4" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> influenced by Sharp's Tadashi Sasaki who presented the concept to Busicom and Intel in 1968.<sup id="cite_ref-sasaki_12-1" class="reference"><a href="#cite_note-sasaki-12">&#91;12&#93;</a></sup> The single-chip microprocessor design was then formulated by Intel's <a href="/wiki/Marcian_Hoff" title="Marcian Hoff">Marcian "Ted" Hoff</a> in 1969,<sup id="cite_ref-ieee_9-2" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup> simplifying Shima's initial design down to four chips, including a single-chip CPU.<sup id="cite_ref-ieee_9-3" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup> Due to Hoff's formulation lacking key details, Shima came up with his own ideas to find solutions for its implementation. Shima was responsible for adding a 10-bit static <a href="/wiki/Shift_register" title="Shift register">shift register</a> to make it useful as a printer's buffer and keyboard interface, many improvements in the <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>, making the <a href="/wiki/Random-access_memory" title="Random-access memory">RAM</a> organization suitable for a calculator, the <a href="/wiki/Memory_address" title="Memory address">memory address</a> information transfer, the key program in an area of performance and program capacity, the functional specification, decimal computer idea, software, desktop calculator logic, real-time <a href="/wiki/I/O" class="mw-redirect" title="I/O">I/O</a> control, and data exchange instruction between the <a href="/wiki/Accumulator_(computing)" title="Accumulator (computing)">accumulator</a> and <a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">general purpose register</a>. Hoff and Shima eventually realized the <a href="/wiki/4-bit" class="mw-redirect" title="4-bit">4-bit</a> microprocessor concept together, with the help of Intel's <a href="/wiki/Stanley_Mazor" title="Stanley Mazor">Stanley Mazor</a> to interpret the ideas of Shima and Hoff.<sup id="cite_ref-shima_11-5" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> The specifications of the four chips were developed over a period of a few months in 1969, between an Intel team led by Hoff and a Busicom team led by Shima.<sup id="cite_ref-ieee_9-4" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup>
</p><p>In late 1969, Shima returned to Japan.<sup id="cite_ref-shima_11-6" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> After that, Intel had done no further work on the project until early 1970.<sup id="cite_ref-shima_11-7" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup><sup id="cite_ref-ieee_9-5" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup> Shima returned to Intel in early 1970, and found that no further work had been done on the 4004 since he left, and that Hoff had moved on to other projects.<sup id="cite_ref-shima_11-8" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> Only a week before Shima had returned to Intel,<sup id="cite_ref-shima_11-9" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> had joined Intel and become the project leader.<sup id="cite_ref-ieee_9-6" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup> After Shima explained the project to Faggin, they worked together to design the 4004.<sup id="cite_ref-shima_11-10" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup> Thus, the chief designers of the chip were Faggin who created the design methodology and the silicon-based chip design, Hoff who formulated the architecture before moving on to other projects, and Shima who produced the initial Busicom design and then assisted in the development of the final Intel design.<sup id="cite_ref-tout1_10-2" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup> The 4004 was first introduced in Japan, as the microprocessor for the Busicom 141-PF calculator, in March 1971.<sup id="cite_ref-shima_11-11" class="reference"><a href="#cite_note-shima-11">&#91;11&#93;</a></sup><sup id="cite_ref-tout1_10-3" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup> In North America, the first public mention of the 4004 was an advertisement in the November 15, 1971 edition of <i><a href="/wiki/Electronic_News" title="Electronic News">Electronic News</a></i>.<sup id="cite_ref-Gilder_1990_13-0" class="reference"><a href="#cite_note-Gilder_1990-13">&#91;13&#93;</a></sup>
</p><p><a href="/wiki/NEC" title="NEC">NEC</a> released the μPD707 and μPD708, a two-chip 4-bit <a href="/wiki/CPU" class="mw-redirect" title="CPU">CPU</a>, in 1971.<sup id="cite_ref-antique_14-0" class="reference"><a href="#cite_note-antique-14">&#91;14&#93;</a></sup> They were followed by NEC's first single-chip microprocessor, the μPD700, in April 1972.<sup id="cite_ref-shmj_15-0" class="reference"><a href="#cite_note-shmj-15">&#91;15&#93;</a></sup><sup id="cite_ref-hart_16-0" class="reference"><a href="#cite_note-hart-16">&#91;16&#93;</a></sup> It was a prototype for the <a href="/wiki/%CE%9CCOM-4" title="ΜCOM-4">μCOM-4</a> (μPD751), released in April 1973,<sup id="cite_ref-shmj_15-1" class="reference"><a href="#cite_note-shmj-15">&#91;15&#93;</a></sup> combining the μPD707 and μPD708 into a single microprocessor.<sup id="cite_ref-antique_14-1" class="reference"><a href="#cite_note-antique-14">&#91;14&#93;</a></sup> In 1973, <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> released the TLCS-12, the first <a href="/wiki/12-bit" class="mw-redirect" title="12-bit">12-bit</a> microprocessor.<sup id="cite_ref-shmj_15-2" class="reference"><a href="#cite_note-shmj-15">&#91;15&#93;</a></sup><sup id="cite_ref-ogdin_17-0" class="reference"><a href="#cite_note-ogdin-17">&#91;17&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="1970s:_Microprocessor_revolution">1970s: Microprocessor revolution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=4" title="Edit section: 1970s: Microprocessor revolution">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:182px;"><a href="/wiki/File:Intel_C4004.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/55/Intel_C4004.jpg/180px-Intel_C4004.jpg" decoding="async" width="180" height="120" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/55/Intel_C4004.jpg/270px-Intel_C4004.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/55/Intel_C4004.jpg/360px-Intel_C4004.jpg 2x" data-file-width="6000" data-file-height="4000" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Intel_C4004.jpg" class="internal" title="Enlarge"></a></div><a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a> <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a>.</div></div></div>
<p>The first commercial <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a>, the <a href="/wiki/Binary_coded_decimal" class="mw-redirect" title="Binary coded decimal">binary coded decimal</a> (BCD) based <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, was released by <a href="/wiki/Busicom" title="Busicom">Busicom</a> and <a href="/wiki/Intel" title="Intel">Intel</a> in 1971.<sup id="cite_ref-tout1_10-4" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup><sup id="cite_ref-sasaki_12-2" class="reference"><a href="#cite_note-sasaki-12">&#91;12&#93;</a></sup> In March 1972, Intel introduced a microprocessor with an <a href="/wiki/8-bit" class="mw-redirect" title="8-bit">8-bit</a> architecture, the <a href="/wiki/8008" class="mw-redirect" title="8008">8008</a>, an integrated <a href="/wiki/PMOS_logic" title="PMOS logic">pMOS logic</a> re-implementation of the <a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">transistor–transistor logic</a> (TTL) based <a href="/wiki/Datapoint_2200" title="Datapoint 2200">Datapoint 2200</a> CPU.
</p><p>4004 designers <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> and <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a> went on to design its successor, the <a href="/wiki/Intel_8080" title="Intel 8080">Intel 8080</a>, a slightly more <a href="/wiki/Mini_computer" class="mw-redirect" title="Mini computer">mini computer</a>-like microprocessor, largely based on customer feedback on the limited 8008. Much like the 8008, it was used for applications such as terminals, printers, cash registers and industrial robots. However, the more able 8080 also became the original target CPU for an early <a href="/wiki/De_facto_standard" title="De facto standard">de facto standard</a> <a href="/wiki/Personal_computer" title="Personal computer">personal computer</a> <a href="/wiki/Operating_system" title="Operating system">operating system</a> called <a href="/wiki/CP/M" title="CP/M">CP/M</a> and was used for such demanding control tasks as <a href="/wiki/Cruise_missile" title="Cruise missile">cruise missiles</a>, and many other uses. Released in 1974, the 8080 became one of the first really widespread microprocessors.
</p><p>By the mid-1970s, the use of integrated circuits in computers was common. The decade was marked by market upheavals caused by the shrinking price of transistors.
</p><p>It became possible to put an entire CPU on one printed circuit board. The result was that minicomputers, usually with 16-bit words, and 4K to 64K of memory, became common.
</p><p>CISCs were believed to be the most powerful types of computers, because their microcode was small and could be stored in very high-speed memory. The CISC architecture also addressed the <i>semantic gap</i> as it was then perceived. This was a defined distance between the machine language, and the higher level programming languages used to program a machine. It was felt that compilers could do a better job with a richer instruction set.
</p><p>Custom CISCs were commonly constructed using <i>bit slice</i> computer logic such as the AMD 2900 chips, with custom microcode. A bit slice component is a piece of an <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> (ALU), register file or microsequencer. Most bit-slice integrated circuits were 4-bits wide.
</p><p>By the early 1970s, the <a href="/wiki/PDP-11" title="PDP-11">PDP-11</a> was developed, arguably the most advanced small computer of its day. Almost immediately, wider-word CISCs were introduced, the 32-bit <a href="/wiki/VAX" title="VAX">VAX</a> and 36-bit <a href="/wiki/PDP-10" title="PDP-10">PDP-10</a>.
</p><p>IBM continued to make large, fast computers. However, the definition of large and fast now meant more than a megabyte of RAM, clock speeds near one megahertz,<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup> and tens of megabytes of disk drives.
</p><p>IBM's System 370 was a version of the 360 tweaked to run virtual computing environments. The <a href="/wiki/VM_(operating_system)" title="VM (operating system)">virtual computer</a> was developed to reduce the chances of an unrecoverable software failure.
</p><p>The <a href="/wiki/Burroughs_large_systems" title="Burroughs large systems">Burroughs large systems</a> (B5000, B6000, B7000) series reached its largest market share. It was a stack computer whose OS was programmed in a dialect of Algol.
</p><p>All these different developments competed for market share.
</p><p>The first single-chip <a href="/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a> microprocessor was introduced in 1975. <a href="/wiki/Panafacom" class="mw-redirect" title="Panafacom">Panafacom</a>, a conglomerate formed by Japanese companies <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>, <a href="/wiki/Fuji_Electric" title="Fuji Electric">Fuji Electric</a>, and <a href="/wiki/Panasonic" title="Panasonic">Matsushita</a>, introduced the MN1610, a commercial 16-bit microprocessor.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup><sup id="cite_ref-fujitsu_21-0" class="reference"><a href="#cite_note-fujitsu-21">&#91;21&#93;</a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup> According to Fujitsu, it was "the world's first 16-bit <a href="/wiki/Microcomputer" title="Microcomputer">microcomputer</a> on a single chip".<sup id="cite_ref-fujitsu_21-1" class="reference"><a href="#cite_note-fujitsu-21">&#91;21&#93;</a></sup>
</p><p>The Intel 8080 was the basis for the 16-bit Intel <a href="/wiki/8086" class="mw-redirect" title="8086">8086</a>, which is a direct ancestor to today's ubiquitous <a href="/wiki/X86" title="X86">x86</a> family (including <a href="/wiki/Pentium" title="Pentium">Pentium</a> and <a href="/wiki/Intel_Core#Core_i7" title="Intel Core">Core i7</a>). Every instruction of the 8080 has a direct equivalent in the large x86 instruction set, although the opcode values are different in the latter.
</p>
<h2><span id="Early_1980s.E2.80.931990s:_Lessons_of_RISC"></span><span class="mw-headline" id="Early_1980s–1990s:_Lessons_of_RISC">Early 1980s–1990s: Lessons of RISC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=5" title="Edit section: Early 1980s–1990s: Lessons of RISC">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In the early 1980s, researchers at <a href="/wiki/UC_Berkeley" class="mw-redirect" title="UC Berkeley">UC Berkeley</a> and <a href="/wiki/IBM" title="IBM">IBM</a> both discovered that most computer language compilers and interpreters used only a small subset of the instructions of <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a> (CISC). Much of the power of the CPU was being ignored in real-world use. They realized that by making the computer simpler and less orthogonal, they could make it faster and less costly at the same time.
</p><p>At the same time, CPU calculation became faster in relation to the time for needed memory accesses. Designers also experimented with using large sets of internal registers. The goal was to <a href="/wiki/CPU_cache" title="CPU cache">cache</a> intermediate results in the registers under the control of the compiler. This also reduced the number of <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> and orthogonality.
</p><p>The computer designs based on this theory were called <a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">reduced instruction set computing</a> (RISC). RISCs usually had larger numbers of registers, accessed by simpler instructions, with a few instructions specifically to load and store data to memory. The result was a very simple core CPU running at very high speed, supporting the sorts of operations the compilers were using anyway.
</p><p>A common variant on the RISC design employs the <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a>, versus <a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann architecture</a> or stored program architecture common to most other designs. In a Harvard Architecture machine, the program and data occupy separate memory devices and can be accessed simultaneously. In Von Neumann machines, the data and programs are mixed in one memory device, requiring sequential accessing which produces the so-called <i><a href="/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck" title="Von Neumann architecture">Von Neumann bottleneck</a></i>.
</p><p>One downside to the RISC design was that the programs that run on them tend to be larger. This is because <a href="/wiki/Compiler" title="Compiler">compilers</a> must generate longer sequences of the simpler instructions to perform the same results. Since these instructions must be loaded from memory anyway, the larger code offsets some of the RISC design's fast memory handling.
</p><p>In the early 1990s, engineers at Japan's <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> found ways to compress the reduced instruction sets so they fit in even smaller memory systems than CISCs. Such compression schemes were used for the instruction set of their <a href="/wiki/SuperH" title="SuperH">SuperH</a> series of microprocessors, introduced in 1992.<sup id="cite_ref-hitachi_23-0" class="reference"><a href="#cite_note-hitachi-23">&#91;23&#93;</a></sup> The SuperH instruction set was later adapted for <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a>'s <i>Thumb</i> instruction set.<sup id="cite_ref-lwn_24-0" class="reference"><a href="#cite_note-lwn-24">&#91;24&#93;</a></sup> In applications that do not need to run older binary software, compressed RISCs are growing to dominate sales.
</p><p>Another approach to RISCs was the <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">minimal instruction set computer</a> (MISC), <i>niladic</i>, or <i>zero-operand</i> instruction set. This approach realized that most space in an instruction was used to identify the operands of the instruction. These machines placed the operands on a push-down (last-in, first out) <a href="/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">stack</a>. The instruction set was supplemented with a few instructions to fetch and store memory. Most used simple caching to provide extremely fast RISC machines, with very compact code. Another benefit was that the interrupt latencies were very small, smaller than most CISC machines (a rare trait in RISC machines). The <a href="/wiki/Burroughs_large_systems" title="Burroughs large systems">Burroughs large systems</a> architecture used this approach. The B5000 was designed in 1961, long before the term <i>RISC</i> was invented. The architecture puts six 8-bit instructions in a 48-bit word, and was a precursor to <i><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a></i> (VLIW) design (see below: <a href="#1990_to_today:_looking_forward">1990 to today</a>).
</p><p>The Burroughs architecture was one of the inspirations for <a href="/wiki/Charles_H._Moore" title="Charles H. Moore">Charles H. Moore</a>'s programming language <a href="/wiki/Forth_(programming_language)" title="Forth (programming language)">Forth</a>, which in turn inspired his later MISC chip designs. For example, his f20 cores had 31 5-bit instructions, which fit four to a 20-bit word.
</p><p>RISC chips now dominate the market for 32-bit embedded systems. Smaller RISC chips are even growing common in the cost-sensitive 8-bit embedded-system market. The main market for RISC CPUs has been systems that need low power or small size.
</p><p>Even some CISC processors (based on architectures that were created before RISC grew dominant), such as newer <a href="/wiki/X86" title="X86">x86</a> processors, translate instructions internally into a RISC-like instruction set.
</p><p>These numbers may surprise many, because the <i>market</i> is perceived as desktop computers. x86 designs dominate desktop and notebook computer sales, but such computers are only a tiny fraction of the computers now sold. Most people in industrialised countries own more computers in embedded systems in their car and house, than on their desks.
</p>
<h2><span class="mw-headline" id="Mid-to-late_1980s:_Exploiting_instruction_level_parallelism">Mid-to-late 1980s: Exploiting instruction level parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=6" title="Edit section: Mid-to-late 1980s: Exploiting instruction level parallelism">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In the mid-to-late 1980s, designers began using a technique termed <i><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">instruction pipelining</a></i>, in which the processor works on multiple instructions in different stages of completion. For example, the processor can retrieve the operands for the next instruction while calculating the result of the current one. Modern CPUs may use over a dozen such stages. (Pipelining was originally developed in the late 1950s by <a href="/wiki/International_Business_Machines" class="mw-redirect" title="International Business Machines">International Business Machines</a> (IBM) on their <a href="/wiki/IBM_7030" class="mw-redirect" title="IBM 7030">7030</a> (Stretch) mainframe computer.) <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">Minimal instruction set computers</a> (MISC) can execute instructions in one cycle with no need for pipelining.
</p><p>A similar idea, introduced only a few years later, was to execute multiple instructions in parallel on separate <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic units</a> (ALUs). Instead of operating on only one instruction at a time, the CPU will look for several similar instructions that do not depend on each other, and execute them in parallel. This approach is called <a href="/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> processor design.
</p><p>Such methods are limited by the degree of <a href="/wiki/Instruction_level_parallelism" class="mw-redirect" title="Instruction level parallelism">instruction level parallelism</a> (ILP), the number of non-dependent instructions in the program code. Some programs can run very well on superscalar processors due to their inherent high ILP, notably graphics. However, more general problems have far less ILP, thus lowering the possible speedups from these methods.
</p><p>Branching is one major culprit. For example, a program may add two numbers and branch to a different code segment if the number is bigger than a third number. In this case, even if the branch operation is sent to the second ALU for processing, it still must wait for the results from the addition. It thus runs no faster than if there was only one ALU. The most common solution for this type of problem is to use a type of <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a>.
</p><p>To further the efficiency of multiple functional units which are available in <a href="/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> designs, operand register dependencies were found to be another limiting factor. To minimize these dependencies, <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">out-of-order execution</a> of instructions was introduced. In such a scheme, the instruction results which complete out-of-order must be re-ordered in program order by the processor for the program to be restartable after an exception. Out-of-order execution was the main advance of the computer industry during the 1990s.
</p><p>A similar concept is <a href="/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>, where instructions from one direction of a branch (the predicted direction) are executed before the branch direction is known. When the branch direction is known, the predicted direction and the actual direction are compared. If the predicted direction was correct, the speculatively executed instructions and their results are kept; if it was incorrect, these instructions and their results are erased. Speculative execution, coupled with an accurate branch predictor, gives a large performance gain.
</p><p>These advances, which were originally developed from research for RISC-style designs, allow modern CISC processors to execute twelve or more instructions per clock cycle, when traditional CISC designs could take twelve or more cycles to execute one instruction.
</p><p>The resulting instruction scheduling logic of these processors is large, complex and difficult to verify. Further, higher complexity needs more transistors, raising power consumption and heat. In these, RISC is superior because the instructions are simpler, have less interdependence, and make superscalar implementations easier. However, as Intel has demonstrated, the concepts can be applied to a <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a> (CISC) design, given enough time and money.
</p>
<h2><span class="mw-headline" id="1990_to_today:_Looking_forward">1990 to today: Looking forward</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=7" title="Edit section: 1990 to today: Looking forward">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="VLIW_and_EPIC">VLIW and EPIC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=8" title="Edit section: VLIW and EPIC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The instruction scheduling logic that makes a superscalar processor is boolean logic. In the early 1990s, a significant innovation was to realize that the coordination of a multi-ALU computer could be moved into the <a href="/wiki/Compiler" title="Compiler">compiler</a>, the software that translates a programmer's instructions into machine-level instructions.
</p><p>This type of computer is called a <i><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a></i> (VLIW) computer.
</p><p>Scheduling instructions statically in the compiler (versus scheduling dynamically in the processor) can reduce CPU complexity. This can improve performance, and reduce heat and cost.
</p><p>Unfortunately, the compiler lacks accurate knowledge of runtime scheduling issues. Merely changing the CPU core frequency multiplier will have an effect on scheduling. Operation of the program, as determined by input data, will have major effects on scheduling. To overcome these severe problems, a VLIW system may be enhanced by adding the normal dynamic scheduling, losing some of the VLIW advantages.
</p><p>Static scheduling in the compiler also assumes that dynamically generated code will be uncommon. Before the creation of <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a> and the <a href="/wiki/Java_virtual_machine" title="Java virtual machine">Java virtual machine</a>, this was true. It was reasonable to assume that slow compiles would only affect software developers. Now, with <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">just-in-time compilation</a> (JIT) virtual machines being used for many languages, slow code generation affects users also.
</p><p>There were several unsuccessful attempts to commercialize VLIW. The basic problem is that a VLIW computer does not scale to different price and performance points, as a dynamically scheduled computer can. Another issue is that compiler design for VLIW computers is very difficult, and compilers, as of 2005, often emit suboptimal code for these platforms.
</p><p>Also, VLIW computers optimise for throughput, not low latency, so they were unattractive to engineers designing controllers and other computers embedded in machinery. The <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a> markets had often pioneered other computer improvements by providing a large market unconcerned about compatibility with older software.
</p><p>In January 2000, <a href="/wiki/Transmeta_Corporation" class="mw-redirect" title="Transmeta Corporation">Transmeta Corporation</a> took the novel step of placing a compiler in the central processing unit, and making the compiler translate from a reference byte code (in their case, <a href="/wiki/X86" title="X86">x86</a> instructions) to an internal VLIW instruction set. This method combines the hardware simplicity, low power and speed of VLIW RISC with the compact main memory system and software reverse-compatibility provided by popular CISC.
</p><p><a href="/wiki/Intel" title="Intel">Intel</a>'s <a href="/wiki/Itanium" title="Itanium">Itanium</a> chip is based on what they call an <a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">explicitly parallel instruction computing</a> (EPIC) design. This design supposedly provides the VLIW advantage of increased instruction throughput. However, it avoids some of the issues of scaling and complexity, by explicitly providing in each <i>bundle</i> of instructions information concerning their dependencies. This information is calculated by the compiler, as it would be in a VLIW design. The early versions are also backward-compatible with newer <a href="/wiki/X86" title="X86">x86</a> software by means of an on-chip <a href="/wiki/Emulator" title="Emulator">emulator</a> mode. Integer performance was disappointing and despite improvements, sales in volume markets continue to be low.
</p>
<h3><span class="mw-headline" id="Multi-threading">Multi-threading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=9" title="Edit section: Multi-threading">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Current<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (February 2012)">when?</span></a></i>&#93;</sup> designs work best when the computer is running only one program. However, nearly all modern <a href="/wiki/Operating_system" title="Operating system">operating systems</a> allow running multiple programs together. For the CPU to change over and do work on another program needs costly <a href="/wiki/Context_switching" class="mw-redirect" title="Context switching">context switching</a>. In contrast, multi-threaded CPUs can handle instructions from multiple programs at once.
</p><p>To do this, such CPUs include several sets of registers. When a context switch occurs, the contents of the <i>working registers</i> are simply copied into one of a set of registers for this purpose.
</p><p>Such designs often include thousands of registers instead of hundreds as in a typical design. On the downside, registers tend to be somewhat costly in chip space needed to implement them. This chip space might be used otherwise for some other purpose.
</p><p>Intel calls this technology "hyperthreading" and offers two threads per core in its current Core i3, Core i7 and Core i9 Desktop lineup (as well as in its Core i3, Core i5 and Core i7 Mobile lineup), as well as offering up to four threads per core in high-end Xeon Phi processors.
</p>
<h3><span class="mw-headline" id="Multi-core">Multi-core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=10" title="Edit section: Multi-core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Multi-core CPUs are typically multiple CPU cores on the same die, connected to each other via a shared L2 or L3 cache, an on-die <a href="/wiki/Computer_bus" class="mw-redirect" title="Computer bus">bus</a>, or an on-die <a href="/wiki/Crossbar_switch" title="Crossbar switch">crossbar switch</a>. All the CPU cores on the die share interconnect components with which to interface to other processors and the rest of the system. These components may include a <a href="/wiki/Front-side_bus" title="Front-side bus">front-side bus</a> interface, a <a href="/wiki/Memory_controller" title="Memory controller">memory controller</a> to interface with <a href="/wiki/Dynamic_random_access_memory" class="mw-redirect" title="Dynamic random access memory">dynamic random access memory</a> (DRAM), a <a href="/wiki/Cache_coherency" class="mw-redirect" title="Cache coherency">cache coherent</a> <a href="/wiki/Computer_bus" class="mw-redirect" title="Computer bus">link</a> to other processors, and a non-coherent link to the <a href="/wiki/Southbridge_(computing)" title="Southbridge (computing)">southbridge</a> and I/O devices. The terms <i><a href="/wiki/Multi-core" class="mw-redirect" title="Multi-core">multi-core</a></i> and <i><a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a> unit</i> (MPU) have come into general use for one die having multiple CPU cores.
</p>
<h4><span class="mw-headline" id="Intelligent_RAM">Intelligent RAM</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=11" title="Edit section: Intelligent RAM">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>One way to work around the <a href="/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck" title="Von Neumann architecture">Von Neumann bottleneck</a> is to mix a processor and DRAM all on one chip.
</p>
<ul><li><a href="/wiki/The_Berkeley_IRAM_Project" class="mw-redirect" title="The Berkeley IRAM Project">The Berkeley IRAM Project</a></li>
<li><a href="/wiki/EDRAM" title="EDRAM">eDRAM</a></li>
<li><a href="/wiki/Computational_RAM" title="Computational RAM">Computational RAM</a></li>
<li><a href="/wiki/Memristor" title="Memristor">Memristor</a></li></ul>
<h3><span class="mw-headline" id="Reconfigurable_logic">Reconfigurable logic</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=12" title="Edit section: Reconfigurable logic">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a></div>
<p>Another track of development is to combine reconfigurable logic with a general-purpose CPU. In this scheme, a special computer language compiles fast-running subroutines into a bit-mask to configure the logic. Slower, or less-critical parts of the program can be run by sharing their time on the CPU. This process allows creating devices such as software <a href="/wiki/Radio" title="Radio">radios</a>, by using digital signal processing to perform functions usually performed by analog <a href="/wiki/Electronics" title="Electronics">electronics</a>.
</p>
<h3><span class="mw-headline" id="Open_source_processors">Open source processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=13" title="Edit section: Open source processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As the lines between hardware and software increasingly blur due to progress in design methodology and availability of chips such as <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate arrays</a> (FPGA) and cheaper production processes, even <a href="/wiki/Open_source_hardware" class="mw-redirect" title="Open source hardware">open source hardware</a> has begun to appear. Loosely knit communities like <a href="/wiki/OpenCores" title="OpenCores">OpenCores</a> and <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a> have recently announced fully open CPU architectures such as the <a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a> which can be readily implemented on FPGAs or in custom produced chips, by anyone, with no license fees, and even established processor makers like <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> have released processor designs (e.g., <a href="/wiki/OpenSPARC" title="OpenSPARC">OpenSPARC</a>) under open-source licenses.
</p>
<h3><span class="mw-headline" id="Asynchronous_CPUs">Asynchronous CPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=14" title="Edit section: Asynchronous CPUs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Asynchronous_circuit" title="Asynchronous circuit">Asynchronous circuit</a></div>
<p>Yet another option is a <i>clockless</i> or <i><a href="/wiki/Asynchronous_CPU" class="mw-redirect" title="Asynchronous CPU">asynchronous CPU</a></i>. Unlike conventional processors, clockless processors have no central clock to coordinate the progress of data through the pipeline. Instead, stages of the CPU are coordinated using logic devices called <i>pipe line controls</i> or <i>FIFO sequencers</i>. Basically, the pipeline controller clocks the next stage of logic when the existing stage is complete. Thus, a central clock is unneeded.
</p><p>Relative to clocked logic, it may be easier to implement high performance devices in asynchronous logic:
</p>
<ul><li>In a clocked CPU, no component can run faster than the clock rate. In a clockless CPU, components can run at different speeds.</li>
<li>In a clocked CPU, the clock can go no faster than the worst-case performance of the slowest stage. In a clockless CPU, when a stage finishes faster than normal, the next stage can immediately take the results rather than waiting for the next clock tick. A stage might finish faster than normal because of the type of data inputs (e.g., multiplication can be very fast if it occurs by 0 or 1), or because it is running at a higher voltage or lower temperature than normal.</li></ul>
<p>Asynchronous logic proponents believe these abilities would have these benefits:
</p>
<ul><li>lower power dissipation for a given performance</li>
<li>highest possible execution speeds</li></ul>
<p>The biggest disadvantage of the clockless CPU is that most CPU design tools assume a clocked CPU (a <a href="/wiki/Synchronous_circuit" title="Synchronous circuit">synchronous circuit</a>), so making a clockless CPU (designing an <a href="/wiki/Asynchronous_circuit" title="Asynchronous circuit">asynchronous circuit</a>) involves modifying the design tools to handle clockless logic and doing extra testing to ensure the design avoids <a href="/wiki/Metastability_in_electronics" class="mw-redirect" title="Metastability in electronics">metastability</a> problems.
</p><p>Even so, several asynchronous CPUs have been built, including
</p>
<ul><li>the <a href="/wiki/ORDVAC" title="ORDVAC">ORDVAC</a> and the identical <a href="/wiki/ILLIAC_I" title="ILLIAC I">ILLIAC I</a> (1951)</li>
<li>the <a href="/wiki/ILLIAC_II" title="ILLIAC II">ILLIAC II</a> (1962), then the fastest computer on Earth</li>
<li>The Caltech Asynchronous Microprocessor, the world-first asynchronous microprocessor (1988)</li>
<li>the <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>-implementing <a href="/wiki/AMULET_microprocessor" title="AMULET microprocessor">AMULET</a> (1993 and 2000)</li>
<li>the asynchronous implementation of <a href="/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS Technologies</a> <a href="/wiki/R3000" title="R3000">R3000</a>, named MiniMIPS (1998)<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup></li>
<li>the SEAforth <a href="/wiki/Multi-core" class="mw-redirect" title="Multi-core">multi-core</a> processor from <a href="/wiki/Charles_H._Moore" title="Charles H. Moore">Charles H. Moore</a> <sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="Optical_communication">Optical communication</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=15" title="Edit section: Optical communication">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>One promising option is to eliminate the <a href="/wiki/Front-side_bus" title="Front-side bus">front-side bus</a>. Modern vertical <a href="/wiki/Laser_diode" title="Laser diode">laser diodes</a> enable this change. In theory, an optical computer's components could directly connect through a holographic or phased open-air switching system. This would provide a large increase in effective speed and design flexibility, and a large reduction in cost. Since a computer's connectors are also its most likely failure points, a busless system may be more reliable.
</p><p>Further, as of 2010, modern processors use 64- or 128-bit logic. Optical wavelength superposition could allow data lanes and logic many orders of magnitude higher than electronics, with no added space or copper wires.
</p>
<h3><span class="mw-headline" id="Optical_processors">Optical processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=16" title="Edit section: Optical processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Optical_computing" title="Optical computing">Optical computing</a></div>
<p>Another long-term option is to use light instead of electricity for digital logic. In theory, this could run about 30% faster and use less power, and allow a direct interface with quantum computing devices.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (April 2017)">citation needed</span></a></i>&#93;</sup>
</p><p>The main problems with this approach are that, for the foreseeable future, electronic computing elements are faster, smaller, cheaper, and more reliable. Such elements are already smaller than some wavelengths of light. Thus, even waveguide-based optical logic may be uneconomic relative to electronic logic. As of 2016, most development effort is for electronic circuitry.
</p>
<h3><span class="mw-headline" id="Ionic_processors">Ionic processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=17" title="Edit section: Ionic processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/Blobotics" title="Blobotics">Early experimental work</a> has been done on using ion-based chemical reactions instead of electronic or photonic actions to implement elements of a logic processor.
</p>
<h3><span class="mw-headline" id="Belt_machine_architecture">Belt machine architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=18" title="Edit section: Belt machine architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Belt_machine" class="mw-redirect" title="Belt machine">Belt machine</a></div>
<p>Relative to conventional <a href="/wiki/Register_machine" title="Register machine">register machine</a> or <a href="/wiki/Stack_machine" title="Stack machine">stack machine</a> architecture, yet similar to Intel's <a href="/wiki/Itanium" title="Itanium">Itanium</a> architecture,<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;27&#93;</a></sup> a temporal register addressing scheme has been proposed by Ivan Godard and company that is intended to greatly reduce the complexity of CPU hardware (specifically the number of internal registers and the resulting huge <a href="/wiki/Multiplexer" title="Multiplexer">multiplexer</a> trees).<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup> While somewhat harder to read and debug than general-purpose register names, it aids understanding to view the belt as a moving <i><a href="/wiki/Conveyor_belt" title="Conveyor belt">conveyor belt</a></i> where the oldest values <i>drop off</i> the belt and vanish. It is implemented in the <a href="/wiki/Mill_architecture" title="Mill architecture">Mill architecture</a>.
</p>
<h2><span class="mw-headline" id="Timeline_of_events">Timeline of events</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=19" title="Edit section: Timeline of events">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>1964. <a href="/wiki/IBM" title="IBM">IBM</a> release the 32-bit <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a> with memory protection.</li>
<li>1968. <a href="/wiki/Busicom" title="Busicom">Busicom</a>'s <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a> begins designing three-chip CPU that would later evolve into the single-chip <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a> <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a>.<sup id="cite_ref-tout1_10-5" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup></li>
<li>1968. <a href="/wiki/Sharp_Corporation" title="Sharp Corporation">Sharp</a> engineer <a href="/wiki/Tadashi_Sasaki_(engineer)" title="Tadashi Sasaki (engineer)">Tadashi Sasaki</a> conceives single-chip <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a>, which he discusses with Busicom and <a href="/wiki/Intel" title="Intel">Intel</a>.<sup id="cite_ref-sasaki_12-3" class="reference"><a href="#cite_note-sasaki-12">&#91;12&#93;</a></sup></li>
<li>1969. <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>'s initial design led by Intel's Ted Hoff and <a href="/wiki/Busicom" title="Busicom">Busicom</a>'s <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a>.<sup id="cite_ref-ieee_9-7" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup></li>
<li>1970. Intel 4004's design completed by Intel's <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> and Busicom's Masatoshi Shima.<sup id="cite_ref-ieee_9-8" class="reference"><a href="#cite_note-ieee-9">&#91;9&#93;</a></sup></li>
<li>1971. <a href="/wiki/Busicom" title="Busicom">Busicom</a> and <a href="/wiki/Intel" title="Intel">Intel</a> release the 4-bit <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, the first commercial <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a>.<sup id="cite_ref-tout1_10-6" class="reference"><a href="#cite_note-tout1-10">&#91;10&#93;</a></sup></li>
<li>1971. <a href="/wiki/NEC" title="NEC">NEC</a> release the μPD707 and μPD708, a two-chip 4-bit CPU.<sup id="cite_ref-antique_14-2" class="reference"><a href="#cite_note-antique-14">&#91;14&#93;</a></sup></li>
<li>1972. NEC release single-chip 4-bit microprocessor, μPD700.<sup id="cite_ref-shmj_15-3" class="reference"><a href="#cite_note-shmj-15">&#91;15&#93;</a></sup><sup id="cite_ref-hart_16-1" class="reference"><a href="#cite_note-hart-16">&#91;16&#93;</a></sup></li>
<li>1973. NEC release 4-bit <a href="/wiki/%CE%9CCOM-4" title="ΜCOM-4">μCOM-4</a> (μPD751),<sup id="cite_ref-shmj_15-4" class="reference"><a href="#cite_note-shmj-15">&#91;15&#93;</a></sup> combining the μPD707 and μPD708 into a single microprocessor.<sup id="cite_ref-antique_14-3" class="reference"><a href="#cite_note-antique-14">&#91;14&#93;</a></sup></li>
<li>1973. <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> release TLCS-12, the first <a href="/wiki/12-bit" class="mw-redirect" title="12-bit">12-bit</a> microprocessor.<sup id="cite_ref-shmj_15-5" class="reference"><a href="#cite_note-shmj-15">&#91;15&#93;</a></sup><sup id="cite_ref-ogdin_17-1" class="reference"><a href="#cite_note-ogdin-17">&#91;17&#93;</a></sup></li>
<li>1974. Intel release the <a href="/wiki/Intel_8080" title="Intel 8080">Intel 8080</a>, an <a href="/wiki/8-bit" class="mw-redirect" title="8-bit">8-bit</a> microprocessor, designed by <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> and <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a>.</li>
<li>1975. <a href="/wiki/MOS_Technology" title="MOS Technology">MOS Technology</a> release the 8-bit <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a>, the first integrated processor to have an affordable price of $25 when the 6800 rival was $175.</li>
<li>1975. <a href="/wiki/Panafacom" class="mw-redirect" title="Panafacom">Panafacom</a> introduce the MN1610, the first commercial <a href="/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a> single-chip microprocessor.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;29&#93;</a></sup><sup id="cite_ref-fujitsu_21-2" class="reference"><a href="#cite_note-fujitsu-21">&#91;21&#93;</a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;30&#93;</a></sup></li>
<li>1976. <a href="/wiki/Zilog" title="Zilog">Zilog</a> introduce the 8-bit <a href="/wiki/Zilog_Z80" title="Zilog Z80">Zilog Z80</a>, designed by <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> and <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a>.</li>
<li>1977. First <a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> VAX sold, a <a href="/wiki/VAX-11" title="VAX-11">VAX-11</a>/780.</li>
<li>1978. Intel introduces the <a href="/wiki/Intel_8086" title="Intel 8086">Intel 8086</a> and <a href="/wiki/Intel_8088" title="Intel 8088">Intel 8088</a>, the first x86 chips.</li>
<li>1978. <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a> releases the MB8843 microprocessor.</li>
<li>1979. <a href="/wiki/Zilog" title="Zilog">Zilog</a> release the <a href="/wiki/Zilog_Z8000" title="Zilog Z8000">Zilog Z8000</a>, a 16-bit microprocessor, designed by <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> and <a href="/wiki/Masatoshi_Shima" title="Masatoshi Shima">Masatoshi Shima</a>.</li>
<li>1979. <a href="/wiki/Motorola" title="Motorola">Motorola</a> introduce the <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a>, a 16/32-bit microprocessor.</li>
<li>1981. <a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a> introduced, one of the first <a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">reduced instruction set computing</a> (RISC) designs.</li>
<li>1982. Intel introduces the <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a>, which was the first Intel processor that could run all the software written for its predecessors, the 8086 and 8088.</li>
<li>1984. <a href="/wiki/Motorola" title="Motorola">Motorola</a> introduces the <a href="/wiki/Motorola_68020" title="Motorola 68020">Motorola 68020</a>+<a href="/wiki/Motorola_68851" title="Motorola 68851">68851</a>, which enabled 32-bit instruction set and virtualization.</li>
<li>1985. Intel introduces the <a href="/wiki/Intel_80386" title="Intel 80386">Intel 80386</a>, which adds a 32-bit instruction set to the x86 microarchitecture.</li>
<li>1985. <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a> introduced.</li>
<li>1989. Intel introduces the <a href="/wiki/Intel_80486" title="Intel 80486">Intel 80486</a>.</li>
<li>1992. <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> introduces <a href="/wiki/SuperH" title="SuperH">SuperH</a> architecture,<sup id="cite_ref-hitachi_23-1" class="reference"><a href="#cite_note-hitachi-23">&#91;23&#93;</a></sup> which provides the basis for ARM's <a href="/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a> instruction set.<sup id="cite_ref-lwn_24-1" class="reference"><a href="#cite_note-lwn-24">&#91;24&#93;</a></sup></li>
<li>1993. Intel launches the original <a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Pentium</a> microprocessor, the first processor with a x86 superscalar microarchitecture.</li>
<li>1994. ARM's <a href="/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a> instruction set introduced,<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup> based on <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>'s <a href="/wiki/SuperH" title="SuperH">SuperH</a> instruction set.<sup id="cite_ref-lwn_24-2" class="reference"><a href="#cite_note-lwn-24">&#91;24&#93;</a></sup></li>
<li>1995. Intel introduces the <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> which becomes the foundation for the <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a>, <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a>, <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a> and <a href="/wiki/Intel_Core" title="Intel Core">Intel Core</a> architectures.</li>
<li>2000. <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> announced <a href="/wiki/X86-64" title="X86-64">x86-64</a> extension to the x86 microarchitecture.</li>
<li>2000. AMD hits 1 GHz with its <a href="/wiki/AMD_Athlon" class="mw-redirect" title="AMD Athlon">Athlon</a> microprocessor.</li>
<li>2000. Analog Devices introduces the <a href="/wiki/Blackfin" title="Blackfin">Blackfin</a> architecture.</li>
<li>2002. Intel released a <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> with <a href="/wiki/Hyper-threading" title="Hyper-threading">hyper-threading</a>, the first modern desktop processor to implement <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> (SMT).</li>
<li>2003. AMD released the <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, the first 64-bit consumer CPU.</li>
<li>2003. Intel introduced the <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, a low power mobile derivative of the Pentium Pro architecture.</li>
<li>2005. AMD announced the <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, their first x86 <a href="/wiki/Dual-core" class="mw-redirect" title="Dual-core">dual-core</a> processor.</li>
<li>2006. Intel introduces the <a href="/wiki/Intel_Core" title="Intel Core">Core</a> line of CPUs based on a modified Pentium M design.</li>
<li>2008. About ten billion CPUs were produced.</li>
<li>2010. Intel introduced the <a href="/wiki/Core_i3" class="mw-redirect" title="Core i3">Core i3</a>, <a href="/wiki/Core_i5" class="mw-redirect" title="Core i5">i5</a>, and <a href="/wiki/Core_i7" class="mw-redirect" title="Core i7">i7</a> processors.</li>
<li>2011. AMD announced the world's first <a href="/wiki/Multi-core" class="mw-redirect" title="Multi-core">8-core</a> CPU for <a href="/wiki/Desktop_computer" title="Desktop computer">desktop PCs</a>.</li>
<li>2017. AMD announced <a href="/wiki/Ryzen" title="Ryzen">Ryzen</a> processors based on the <a href="/wiki/AMD_Zen" class="mw-redirect" title="AMD Zen">Zen</a> architecture.</li>
<li>2017. Intel introduced Coffee Lake, which increases core counts by two on Core i3, Core i5, and Core i7 processors while removing hyperthreading for Core i3. The Core i7 now has six hyperthreaded cores, which was once only available to high-end desktop computers.</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=20" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=21" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://www.computerhistory.org/siliconengine/metal-oxide-semiconductor-mos-transistor-demonstrated/">https://www.computerhistory.org/siliconengine/metal-oxide-semiconductor-mos-transistor-demonstrated/</a></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation journal">Motoyoshi, M. (2009). <a rel="nofollow" class="external text" href="https://pdfs.semanticscholar.org/8a44/93b535463daa7d7317b08d8900a33b8cbaf4.pdf">"Through-Silicon Via (TSV)"</a> <span class="cs1-format">(PDF)</span>. <i>Proceedings of the IEEE</i>. <b>97</b> (1): 43–48. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FJPROC.2008.2007462">10.1109/JPROC.2008.2007462</a>. <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/0018-9219">0018-9219</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Proceedings+of+the+IEEE&amp;rft.atitle=Through-Silicon+Via+%28TSV%29&amp;rft.volume=97&amp;rft.issue=1&amp;rft.pages=43-48&amp;rft.date=2009&amp;rft_id=info%3Adoi%2F10.1109%2FJPROC.2008.2007462&amp;rft.issn=0018-9219&amp;rft.aulast=Motoyoshi&amp;rft.aufirst=M.&amp;rft_id=https%3A%2F%2Fpdfs.semanticscholar.org%2F8a44%2F93b535463daa7d7317b08d8900a33b8cbaf4.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.eetimes.com/author.asp?section_id=36&amp;doc_id=1334068">"Transistors Keep Moore's Law Alive"</a>. <i>EETimes</i>. 12 December 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EETimes&amp;rft.atitle=Transistors+Keep+Moore%27s+Law+Alive&amp;rft.date=2018-12-12&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fauthor.asp%3Fsection_id%3D36%26doc_id%3D1334068&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/atchm/who-invented-the-transistor/">"Who Invented the Transistor?"</a>. <i>Computer History Museum</i>. 4 December 2013.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=Who+Invented+the+Transistor%3F&amp;rft.date=2013-12-04&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fatchm%2Fwho-invented-the-transistor%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation journal">Hittinger, William C. (1973). "Metal-Oxide-Semiconductor Technology". <i>Scientific American</i>. <b>229</b> (2): 48–59. <a href="/wiki/Bibcode" title="Bibcode">Bibcode</a>:<a rel="nofollow" class="external text" href="https://ui.adsabs.harvard.edu/abs/1973SciAm.229b..48H">1973SciAm.229b..48H</a>. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1038%2Fscientificamerican0873-48">10.1038/scientificamerican0873-48</a>. <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/0036-8733">0036-8733</a>. <a href="/wiki/JSTOR" title="JSTOR">JSTOR</a>&#160;<a rel="nofollow" class="external text" href="//www.jstor.org/stable/24923169">24923169</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Scientific+American&amp;rft.atitle=Metal-Oxide-Semiconductor+Technology&amp;rft.volume=229&amp;rft.issue=2&amp;rft.pages=48-59&amp;rft.date=1973&amp;rft_id=info%3Adoi%2F10.1038%2Fscientificamerican0873-48&amp;rft.issn=0036-8733&amp;rft_id=%2F%2Fwww.jstor.org%2Fstable%2F24923169&amp;rft_id=info%3Abibcode%2F1973SciAm.229b..48H&amp;rft.aulast=Hittinger&amp;rft.aufirst=William+C.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/microprocessor-integrates-cpu-function-onto-a-single-chip/">"1971: Microprocessor Integrates CPU Function onto a Single Chip"</a>. <i>Computer History Museum</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1971%3A+Microprocessor+Integrates+CPU+Function+onto+a+Single+Chip&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fmicroprocessor-integrates-cpu-function-onto-a-single-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web">Mack, Pamela E. (30 November 2005). <a rel="nofollow" class="external text" href="http://www.clemson.edu/caah/history/FacultyPages/PamMack/lec122/micro.htm">"The Microcomputer Revolution"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-12-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Microcomputer+Revolution&amp;rft.date=2005-11-30&amp;rft.aulast=Mack&amp;rft.aufirst=Pamela+E.&amp;rft_id=http%3A%2F%2Fwww.clemson.edu%2Fcaah%2Fhistory%2FFacultyPages%2FPamMack%2Flec122%2Fmicro.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation journal"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110719211222/http://www.hofstra.edu/pdf/CompHist_9812tla6.PDF">"History in the Computing Curriculum"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.hofstra.edu/pdf/CompHist_9812tla6.PDF">the original</a> <span class="cs1-format">(PDF)</span> on 2011-07-19<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-12-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=History+in+the+Computing+Curriculum&amp;rft_id=http%3A%2F%2Fwww.hofstra.edu%2Fpdf%2FCompHist_9812tla6.PDF&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span> <span class="cs1-hidden-error error citation-comment">Cite journal requires <code class="cs1-code">&#124;journal=</code> (<a href="/wiki/Help:CS1_errors#missing_periodical" title="Help:CS1 errors">help</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-ieee-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-ieee_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ieee_9-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-ieee_9-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-ieee_9-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-ieee_9-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-ieee_9-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-ieee_9-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-ieee_9-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-ieee_9-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text"><a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a>, <a rel="nofollow" class="external text" href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4776530">The Making of the First Microprocessor</a>, <i>IEEE Solid-State Circuits Magazine</i>, Winter 2009, <a href="/wiki/IEEE_Xplore" title="IEEE Xplore">IEEE Xplore</a></span>
</li>
<li id="cite_note-tout1-10"><span class="mw-cite-backlink">^ <a href="#cite_ref-tout1_10-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tout1_10-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-tout1_10-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-tout1_10-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-tout1_10-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-tout1_10-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-tout1_10-6"><sup><i><b>g</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Nigel Tout. <a rel="nofollow" class="external text" href="http://www.vintagecalculators.com/html/busicom_141-pf_and_intel_4004.html">"The Busicom 141-PF calculator and the Intel 4004 microprocessor"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">November 15,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Busicom+141-PF+calculator+and+the+Intel+4004+microprocessor&amp;rft.au=Nigel+Tout&amp;rft_id=http%3A%2F%2Fwww.vintagecalculators.com%2Fhtml%2Fbusicom_141-pf_and_intel_4004.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-shima-11"><span class="mw-cite-backlink">^ <a href="#cite_ref-shima_11-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shima_11-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-shima_11-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-shima_11-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-shima_11-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-shima_11-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-shima_11-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-shima_11-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-shima_11-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-shima_11-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-shima_11-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-shima_11-11"><sup><i><b>l</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20081219113410/http://www.ieee.org/portal/cms_docs_iportals/iportals/aboutus/history_center/oral_history/pdfs/Shima197.pdf">Masatoshi Shima</a>, <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a></span>
</li>
<li id="cite_note-sasaki-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-sasaki_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sasaki_12-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-sasaki_12-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-sasaki_12-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Aspray, William (1994-05-25). <a rel="nofollow" class="external text" href="http://www.ieeeghn.org/wiki/index.php/Oral-History:Tadashi_Sasaki">"Oral-History: Tadashi Sasaki"</a>. <i>Interview #211 for the Center for the History of Electrical Engineering</i>. The Institute of Electrical and Electronics Engineers, Inc<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-01-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Interview+%23211+for+the+Center+for+the+History+of+Electrical+Engineering&amp;rft.atitle=Oral-History%3A+Tadashi+Sasaki&amp;rft.date=1994-05-25&amp;rft.aulast=Aspray&amp;rft.aufirst=William&amp;rft_id=http%3A%2F%2Fwww.ieeeghn.org%2Fwiki%2Findex.php%2FOral-History%3ATadashi_Sasaki&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Gilder_1990-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-Gilder_1990_13-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Gilder, George (1990). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=xUxthKiLOvsC&amp;pg=PA107"><i>Microcosm: the quantum revolution in economics and technology</i></a>. Simon and Schuster. p.&#160;107. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-671-70592-3" title="Special:BookSources/978-0-671-70592-3"><bdi>978-0-671-70592-3</bdi></a>. <q>In the November 15, 1971, issue of <i>Electronic News</i> appeared the momentous announcement from the two-year-old company.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Microcosm%3A+the+quantum+revolution+in+economics+and+technology&amp;rft.pages=107&amp;rft.pub=Simon+and+Schuster&amp;rft.date=1990&amp;rft.isbn=978-0-671-70592-3&amp;rft.aulast=Gilder&amp;rft.aufirst=George&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DxUxthKiLOvsC%26pg%3DPA107&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-antique-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-antique_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-antique_14-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-antique_14-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-antique_14-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110525202756/http://www.antiquetech.com/chips/NEC751.htm">"NEC 751 (uCOM-4)"</a>. The Antique Chip Collector's Page. Archived from <a rel="nofollow" class="external text" href="http://www.antiquetech.com/chips/NEC751.htm">the original</a> on 2011-05-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2010-06-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NEC+751+%28uCOM-4%29&amp;rft.pub=The+Antique+Chip+Collector%27s+Page&amp;rft_id=http%3A%2F%2Fwww.antiquetech.com%2Fchips%2FNEC751.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-shmj-15"><span class="mw-cite-backlink">^ <a href="#cite_ref-shmj_15-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shmj_15-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-shmj_15-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-shmj_15-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-shmj_15-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-shmj_15-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.shmj.or.jp/museum2010/exhibi748.htm">1970年代 マイコンの開発と発展 ～集積回路</a>, <a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/">Semiconductor History Museum of Japan</a></span>
</li>
<li id="cite_note-hart-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-hart_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hart_16-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Jeffrey A. Hart &amp; Sangbae Kim (2001), <a rel="nofollow" class="external text" href="https://pdfs.semanticscholar.org/e1bf/dfd3cae56f12507a66c0338a4eedc79a70b4.pdf">The Defense of Intellectual Property Rights in the Global Information Order</a>, International Studies Association, Chicago</span>
</li>
<li id="cite_note-ogdin-17"><span class="mw-cite-backlink">^ <a href="#cite_ref-ogdin_17-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ogdin_17-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal">Ogdin, Jerry (January 1975). "Microprocessor scorecard". <i>Euromicro Newsletter</i>. <b>1</b> (2): 43–77. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1016%2F0303-1268%2875%2990008-5">10.1016/0303-1268(75)90008-5</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Euromicro+Newsletter&amp;rft.atitle=Microprocessor+scorecard&amp;rft.volume=1&amp;rft.issue=2&amp;rft.pages=43-77&amp;rft.date=1975-01&amp;rft_id=info%3Adoi%2F10.1016%2F0303-1268%2875%2990008-5&amp;rft.aulast=Ogdin&amp;rft.aufirst=Jerry&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="http://www.hometoys.com/mentors/caswell/sep00/trends01.htm">[1]</a></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="http://research.microsoft.com/users/GBell/Computer_Structures_Principles_and_Examples/csp0727.htm">[2]</a></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-museum.com/161x_e.htm">"16-bit Microprocessors"</a>. CPU Museum<span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=16-bit+Microprocessors&amp;rft.pub=CPU+Museum&amp;rft_id=http%3A%2F%2Fwww.cpu-museum.com%2F161x_e.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-fujitsu-21"><span class="mw-cite-backlink">^ <a href="#cite_ref-fujitsu_21-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-fujitsu_21-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-fujitsu_21-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pfu.fujitsu.com/en/profile/history.html">"History"</a>. <a href="/wiki/Fujitsu" title="Fujitsu">PFU</a><span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=History&amp;rft.pub=PFU&amp;rft_id=http%3A%2F%2Fwww.pfu.fujitsu.com%2Fen%2Fprofile%2Fhistory.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/heritage/PANAFACOM_Lkit-16.html">PANAFACOM Lkit-16</a>, <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a></span>
</li>
<li id="cite_note-hitachi-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-hitachi_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hitachi_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.hitachi.com/New/cnews/E/1997/971110B.html">http://www.hitachi.com/New/cnews/E/1997/971110B.html</a></span>
</li>
<li id="cite_note-lwn-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-lwn_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lwn_24-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-lwn_24-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Nathan Willis (June 10, 2015). <a rel="nofollow" class="external text" href="http://lwn.net/Articles/647636">"Resurrecting the SuperH architecture"</a>. <a href="/wiki/LWN.net" title="LWN.net">LWN.net</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Resurrecting+the+SuperH+architecture&amp;rft.pub=LWN.net&amp;rft.date=2015-06-10&amp;rft.au=Nathan+Willis&amp;rft_id=http%3A%2F%2Flwn.net%2FArticles%2F647636&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20020120122820/http://async.caltech.edu/mips.html">MiniMIPS</a></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.intellasys.net/index.php?option=com_content&amp;task=view&amp;id=21&amp;Itemid=41">SEAforth Overview</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080202055942/http://www.intellasys.net/index.php?option=com_content&amp;task=view&amp;id=21&amp;Itemid=41">Archived</a> 2008-02-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a> "... asynchronous circuit design throughout the chip. There is no central clock with billions of dumb nodes dissipating useless power. ... the processor cores are internally asynchronous themselves."</span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://williams.comp.ncat.edu/comp375/RISCprocessors.pdf">http://williams.comp.ncat.edu/comp375/RISCprocessors.pdf</a></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ootbcomp.com/docs/belt/">"The Belt"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Belt&amp;rft_id=http%3A%2F%2Footbcomp.com%2Fdocs%2Fbelt%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-museum.com/161x_e.htm">"16-bit Microprocessors"</a>. CPU Museum<span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=16-bit+Microprocessors&amp;rft.pub=CPU+Museum&amp;rft_id=http%3A%2F%2Fwww.cpu-museum.com%2F161x_e.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHistory+of+general-purpose+CPUs" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/heritage/PANAFACOM_Lkit-16.html">PANAFACOM Lkit-16</a>, <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.atmel.com/Images/DDI0029G_7TDMI_R3_trm.pdf">ARM7TDMI Technical Reference Manual</a> page ii</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit&amp;section=22" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="https://www.ibm.com/developerworks/library/pa-microhist/index.html">Great moments in microprocessor history by W. Warner, 2004</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120415121639/http://jbayko.sasktelwebsite.net/cpu.html">Great Microprocessors of the Past and Present (V 13.4.0) by: John Bayko, 2003</a></li>
<li><i>Bit by Bit: An Illustrated History of Computers</i>, Stan Augarten, 1984. <a rel="nofollow" class="external text" href="http://ds-wordpress.haverford.edu/bitbybit/">OCR with permission of the author</a></li>
<li>Gallery of CPU and related PCBs (in Italian) <a rel="nofollow" class="external autonumber" href="http://ummr.altervista.org/before_microprocessors.htm">[3]</a></li></ul>
<div style="clear:both;"></div>
<div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Processor_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li></ul></li>
<li><a href="/wiki/Belt_machine" class="mw-redirect" title="Belt machine">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite_state_machine_with_datapath" class="mw-redirect" title="Finite state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li></ul></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Heterogenous_Unified_Memory_Access" class="mw-redirect" title="Heterogenous Unified Memory Access">HUMA</a></li>
<li><a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">Load/store</a></li>
<li><a href="/wiki/Register_memory_architecture" title="Register memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction sets</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li><a href="/wiki/List_of_instruction_sets" class="mw-redirect" title="List of instruction sets">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Tomasulo_algorithm" title="Tomasulo algorithm">Tomasulo algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multithreading" class="mw-redirect" title="Cooperative multithreading">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a>
<ul><li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul><li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_package" title="System in package">System in package</a> (SiP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Notebook_processor" title="Notebook processor">Notebook</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system-on-chip" class="mw-redirect" title="Multiprocessor system-on-chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">Programmable</a> (PSoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_processing_unit" title="Tensor processing unit">Tensor processing unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_core" class="mw-redirect" title="Processor core">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional units</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Digital_logic" class="mw-redirect" title="Digital logic">Logic</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Control unit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum_addressed_decoder" class="mw-redirect" title="Sum addressed decoder">Sum addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Digital_circuit" class="mw-redirect" title="Digital circuit">Digital</a></li>
<li><a href="/wiki/Analog_circuit" class="mw-redirect" title="Analog circuit">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Race_to_sleep" title="Race to sleep">Race to sleep</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a class="mw-selflink selflink">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1302
Cached time: 20200325172504
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.740 seconds
Real time usage: 1.055 seconds
Preprocessor visited node count: 2283/1000000
Post‐expand include size: 142950/2097152 bytes
Template argument size: 9728/2097152 bytes
Highest expansion depth: 13/40
Expensive parser function count: 8/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 66012/5000000 bytes
Number of Wikibase entities loaded: 4/400
Lua time usage: 0.286/10.000 seconds
Lua memory usage: 7.44 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  675.119      1 -total
 45.93%  310.071      1 Template:Reflist
 30.12%  203.332      4 Template:Cite_journal
 26.27%  177.351      3 Template:Ambox
 18.37%  124.008      1 Template:Multiple_issues
 10.88%   73.446      1 Template:Refimprove
  9.23%   62.280      1 Template:History_of_computing
  9.11%   61.489      2 Template:Fix
  7.73%   52.205      1 Template:When
  6.41%   43.302     11 Template:Cite_web
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:9506857-0!canonical and timestamp 20200325172504 and revision id 947193034
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=History_of_general-purpose_CPUs&amp;oldid=947193034">https://en.wikipedia.org/w/index.php?title=History_of_general-purpose_CPUs&amp;oldid=947193034</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Central_processing_unit" title="Category:Central processing unit">Central processing unit</a></li><li><a href="/wiki/Category:History_of_computing_hardware" title="Category:History of computing hardware">History of computing hardware</a></li><li><a href="/wiki/Category:History_of_computing" title="Category:History of computing">History of computing</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:CS1_errors:_missing_periodical" title="Category:CS1 errors: missing periodical">CS1 errors: missing periodical</a></li><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_March_2009" title="Category:Articles needing additional references from March 2009">Articles needing additional references from March 2009</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Articles_that_may_contain_original_research_from_March_2009" title="Category:Articles that may contain original research from March 2009">Articles that may contain original research from March 2009</a></li><li><a href="/wiki/Category:All_articles_that_may_contain_original_research" title="Category:All articles that may contain original research">All articles that may contain original research</a></li><li><a href="/wiki/Category:Articles_with_multiple_maintenance_issues" title="Category:Articles with multiple maintenance issues">Articles with multiple maintenance issues</a></li><li><a href="/wiki/Category:All_articles_with_vague_or_ambiguous_time" title="Category:All articles with vague or ambiguous time">All articles with vague or ambiguous time</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_February_2012" title="Category:Vague or ambiguous time from February 2012">Vague or ambiguous time from February 2012</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_April_2017" title="Category:Articles with unsourced statements from April 2017">Articles with unsourced statements from April 2017</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=History+of+general-purpose+CPUs" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=History+of+general-purpose+CPUs" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/History_of_general-purpose_CPUs" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:History_of_general-purpose_CPUs" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/History_of_general-purpose_CPUs">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/History_of_general-purpose_CPUs" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/History_of_general-purpose_CPUs" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;oldid=947193034" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q5867906" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=History_of_general-purpose_CPUs&amp;id=947193034&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=History+of+general-purpose+CPUs">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=History+of+general-purpose+CPUs&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=History_of_general-purpose_CPUs&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/Historie_procesor%C5%AF" title="Historie procesorů – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q5867906#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 24 March 2020, at 21:18<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=History_of_general-purpose_CPUs&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.740","walltime":"1.055","ppvisitednodes":{"value":2283,"limit":1000000},"postexpandincludesize":{"value":142950,"limit":2097152},"templateargumentsize":{"value":9728,"limit":2097152},"expansiondepth":{"value":13,"limit":40},"expensivefunctioncount":{"value":8,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":66012,"limit":5000000},"entityaccesscount":{"value":4,"limit":400},"timingprofile":["100.00%  675.119      1 -total"," 45.93%  310.071      1 Template:Reflist"," 30.12%  203.332      4 Template:Cite_journal"," 26.27%  177.351      3 Template:Ambox"," 18.37%  124.008      1 Template:Multiple_issues"," 10.88%   73.446      1 Template:Refimprove","  9.23%   62.280      1 Template:History_of_computing","  9.11%   61.489      2 Template:Fix","  7.73%   52.205      1 Template:When","  6.41%   43.302     11 Template:Cite_web"]},"scribunto":{"limitreport-timeusage":{"value":"0.286","limit":"10.000"},"limitreport-memusage":{"value":7802812,"limit":52428800}},"cachereport":{"origin":"mw1302","timestamp":"20200325172504","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"History of general-purpose CPUs","url":"https:\/\/en.wikipedia.org\/wiki\/History_of_general-purpose_CPUs","sameAs":"http:\/\/www.wikidata.org\/entity\/Q5867906","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q5867906","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2007-02-14T20:16:04Z","dateModified":"2020-03-24T21:18:26Z"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":114,"wgHostname":"mw1330"});});</script></body></html>
