Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr  4 18:49:40 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             430 |           62 |
| Yes          | No                    | No                     |             104 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------+------------------------------------+------------------+----------------+
|        Clock Signal        |       Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------+------------------------------------+------------------+----------------+
| ~clk_6_25Mhz_out_BUFG      |                           |                                    |                1 |              2 |
|  menu_button0/clk0/clk_out |                           |                                    |                1 |              6 |
|  BASYS_CLK_IBUF_BUFG       |                           |                                    |                5 |             10 |
|  clk_6_25Mhz_out_BUFG      |                           |                                    |                7 |             14 |
|  menu0/clk0/CLK            | menu0/moving0/x_offset0   | menu0/moving0/x_offset             |                3 |             16 |
|  menu0/clk0/CLK            | menu0/moving0/y_offset    | menu0/moving0/x_offset             |                3 |             16 |
|  BASYS_CLK_IBUF_BUFG       |                           | clk_20kHz/cs                       |                3 |             24 |
|  menu_button0/clk0/clk_out |                           | menu_button0/count[13]_i_1_n_0     |                5 |             26 |
| ~clk_6_25Mhz_out_BUFG      |                           | display0/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk_6_25Mhz_out_BUFG      | display0/delay[0]_i_1_n_0 |                                    |                5 |             40 |
| ~clk_6_25Mhz_out_BUFG      | display0/state            |                                    |               10 |             64 |
|  BASYS_CLK_IBUF_BUFG       |                           | clk_20kHz/clear                    |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG       |                           | menu_button0/clk0/clear            |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG       |                           | clk6p25m/clear                     |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG       |                           | menu0/clk0/clear                   |                8 |             64 |
| ~clk_6_25Mhz_out_BUFG      |                           | display0/spi_word[39]_i_1_n_0      |               17 |             90 |
+----------------------------+---------------------------+------------------------------------+------------------+----------------+


