/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_tt0p85vm10c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.850000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -10.000000 ;
    nom_voltage : 0.850000 ;
    operating_conditions ( "tt0p85vm10c" ) {
        process : 1 ;
        temperature : -10 ;
        voltage : 0.850000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p85vm10c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 41689.600000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001408 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.625191, 0.628656, 0.641288, 0.694575, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.625191, 0.628656, 0.641288, 0.694575, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.562672, 0.565790, 0.577159, 0.625117, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.562672, 0.565790, 0.577159, 0.625117, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018692" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021322" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001408 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.625191, 0.628656, 0.641288, 0.694575, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.625191, 0.628656, 0.641288, 0.694575, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.562672, 0.565790, 0.577159, 0.625117, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.562672, 0.565790, 0.577159, 0.625117, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018692" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021322" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004766, 0.004766, 0.004766, 0.004766, 0.004766" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004766, 0.004766, 0.004766, 0.004766, 0.004766" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.328802, 0.343902, 0.358792, 0.387992, 0.445892",\
              "0.337802, 0.352902, 0.367792, 0.396992, 0.454892",\
              "0.347342, 0.362442, 0.377332, 0.406532, 0.464432",\
              "0.358952, 0.374052, 0.388942, 0.418142, 0.476042",\
              "0.372182, 0.387282, 0.402172, 0.431372, 0.489272"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.328802, 0.343902, 0.358792, 0.387992, 0.445892",\
              "0.337802, 0.352902, 0.367792, 0.396992, 0.454892",\
              "0.347342, 0.362442, 0.377332, 0.406532, 0.464432",\
              "0.358952, 0.374052, 0.388942, 0.418142, 0.476042",\
              "0.372182, 0.387282, 0.402172, 0.431372, 0.489272"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138",\
              "0.009647, 0.032765, 0.060921, 0.118191, 0.233138"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.396753, 0.413133, 0.430668, 0.465318, 0.534303",\
              "0.407148, 0.423528, 0.441063, 0.475713, 0.544698",\
              "0.418908, 0.435288, 0.452823, 0.487473, 0.556458",\
              "0.432033, 0.448413, 0.465948, 0.500598, 0.569583",\
              "0.447573, 0.463953, 0.481488, 0.516138, 0.585123"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.396753, 0.413133, 0.430668, 0.465318, 0.534303",\
              "0.407148, 0.423528, 0.441063, 0.475713, 0.544698",\
              "0.418908, 0.435288, 0.452823, 0.487473, 0.556458",\
              "0.432033, 0.448413, 0.465948, 0.500598, 0.569583",\
              "0.447573, 0.463953, 0.481488, 0.516138, 0.585123"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807",\
              "0.009305, 0.036844, 0.070175, 0.137659, 0.273807"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039247 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.115458, 0.126588, 0.138558, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.226065, 0.241395, 0.256515, 0.277830, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.625191, 0.628656, 0.641288, 0.694575, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.625191, 0.628656, 0.641288, 0.694575, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.038146" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.079577" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.259180" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081127" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.577786" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081147" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.918483" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081137" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.047688" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001626 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025984" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027254" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.163400, 0.178272, 0.196784, 0.225488, 0.271040",\
              "0.163296, 0.178168, 0.196680, 0.225384, 0.270936",\
              "0.163504, 0.178376, 0.196888, 0.225592, 0.271144",\
              "0.162984, 0.177856, 0.196368, 0.225072, 0.270624",\
              "0.162256, 0.177128, 0.195640, 0.224344, 0.269896"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.163400, 0.178272, 0.196784, 0.225488, 0.271040",\
              "0.163296, 0.178168, 0.196680, 0.225384, 0.270936",\
              "0.163504, 0.178376, 0.196888, 0.225592, 0.271144",\
              "0.162984, 0.177856, 0.196368, 0.225072, 0.270624",\
              "0.162256, 0.177128, 0.195640, 0.224344, 0.269896"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094480, 0.085580, 0.076680, 0.064680, 0.050180",\
              "0.107980, 0.099080, 0.090180, 0.078180, 0.063680",\
              "0.120180, 0.111280, 0.102380, 0.090380, 0.075880",\
              "0.137580, 0.128680, 0.119780, 0.107780, 0.093280",\
              "0.160480, 0.151580, 0.142680, 0.130680, 0.116180"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094480, 0.085580, 0.076680, 0.064680, 0.050180",\
              "0.107980, 0.099080, 0.090180, 0.078180, 0.063680",\
              "0.120180, 0.111280, 0.102380, 0.090380, 0.075880",\
              "0.137580, 0.128680, 0.119780, 0.107780, 0.093280",\
              "0.160480, 0.151580, 0.142680, 0.130680, 0.116180"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001393 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018692" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021322" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.136360, 0.148112, 0.162568, 0.184512, 0.214048",\
              "0.136256, 0.148008, 0.162464, 0.184408, 0.213944",\
              "0.136360, 0.148112, 0.162568, 0.184512, 0.214048",\
              "0.135632, 0.147384, 0.161840, 0.183784, 0.213320",\
              "0.135320, 0.147072, 0.161528, 0.183472, 0.213008"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.136360, 0.148112, 0.162568, 0.184512, 0.214048",\
              "0.136256, 0.148008, 0.162464, 0.184408, 0.213944",\
              "0.136360, 0.148112, 0.162568, 0.184512, 0.214048",\
              "0.135632, 0.147384, 0.161840, 0.183784, 0.213320",\
              "0.135320, 0.147072, 0.161528, 0.183472, 0.213008"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102500, 0.092900, 0.082700, 0.068200, 0.049600",\
              "0.116500, 0.106900, 0.096700, 0.082200, 0.063600",\
              "0.129100, 0.119500, 0.109300, 0.094800, 0.076200",\
              "0.145000, 0.135400, 0.125200, 0.110700, 0.092100",\
              "0.163400, 0.153800, 0.143600, 0.129100, 0.110500"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102500, 0.092900, 0.082700, 0.068200, 0.049600",\
              "0.116500, 0.106900, 0.096700, 0.082200, 0.063600",\
              "0.129100, 0.119500, 0.109300, 0.094800, 0.076200",\
              "0.145000, 0.135400, 0.125200, 0.110700, 0.092100",\
              "0.163400, 0.153800, 0.143600, 0.129100, 0.110500"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001408 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007731" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007851" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121800, 0.134800, 0.151960, 0.178168, 0.220496",\
              "0.121696, 0.134696, 0.151856, 0.178064, 0.220392",\
              "0.121696, 0.134696, 0.151856, 0.178064, 0.220392",\
              "0.121072, 0.134072, 0.151232, 0.177440, 0.219768",\
              "0.120760, 0.133760, 0.150920, 0.177128, 0.219456"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121800, 0.134800, 0.151960, 0.178168, 0.220496",\
              "0.121696, 0.134696, 0.151856, 0.178064, 0.220392",\
              "0.121696, 0.134696, 0.151856, 0.178064, 0.220392",\
              "0.121072, 0.134072, 0.151232, 0.177440, 0.219768",\
              "0.120760, 0.133760, 0.150920, 0.177128, 0.219456"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114640, 0.106240, 0.097540, 0.085940, 0.071840",\
              "0.128540, 0.120140, 0.111440, 0.099840, 0.085740",\
              "0.141040, 0.132640, 0.123940, 0.112340, 0.098240",\
              "0.157140, 0.148740, 0.140040, 0.128440, 0.114340",\
              "0.175640, 0.167240, 0.158540, 0.146940, 0.132840"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114640, 0.106240, 0.097540, 0.085940, 0.071840",\
              "0.128540, 0.120140, 0.111440, 0.099840, 0.085740",\
              "0.141040, 0.132640, 0.123940, 0.112340, 0.098240",\
              "0.157140, 0.148740, 0.140040, 0.128440, 0.114340",\
              "0.175640, 0.167240, 0.158540, 0.146940, 0.132840"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000813 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003625" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004099" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086066, 0.098234, 0.113106, 0.136298, 0.170306",\
              "0.080450, 0.092618, 0.107490, 0.130682, 0.164690",\
              "0.078370, 0.090538, 0.105410, 0.128602, 0.162610",\
              "0.083362, 0.095530, 0.110402, 0.133594, 0.167602",\
              "0.104162, 0.116330, 0.131202, 0.154394, 0.188402"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086066, 0.098234, 0.113106, 0.136298, 0.170306",\
              "0.080450, 0.092618, 0.107490, 0.130682, 0.164690",\
              "0.078370, 0.090538, 0.105410, 0.128602, 0.162610",\
              "0.083362, 0.095530, 0.110402, 0.133594, 0.167602",\
              "0.104162, 0.116330, 0.131202, 0.154394, 0.188402"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.103320, 0.102120, 0.102020, 0.107520, 0.129220",\
              "0.120820, 0.119620, 0.119520, 0.125020, 0.146720",\
              "0.138520, 0.137320, 0.137220, 0.142720, 0.164420",\
              "0.157320, 0.156120, 0.156020, 0.161520, 0.183220",\
              "0.200520, 0.199320, 0.199220, 0.204720, 0.226420"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103320, 0.102120, 0.102020, 0.107520, 0.129220",\
              "0.120820, 0.119620, 0.119520, 0.125020, 0.146720",\
              "0.138520, 0.137320, 0.137220, 0.142720, 0.164420",\
              "0.157320, 0.156120, 0.156020, 0.161520, 0.183220",\
              "0.200520, 0.199320, 0.199220, 0.204720, 0.226420"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000815 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003889" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004709" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086066, 0.098234, 0.113106, 0.136298, 0.170306",\
              "0.080450, 0.092618, 0.107490, 0.130682, 0.164690",\
              "0.078370, 0.090538, 0.105410, 0.128602, 0.162610",\
              "0.083362, 0.095530, 0.110402, 0.133594, 0.167602",\
              "0.104162, 0.116330, 0.131202, 0.154394, 0.188402"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086066, 0.098234, 0.113106, 0.136298, 0.170306",\
              "0.080450, 0.092618, 0.107490, 0.130682, 0.164690",\
              "0.078370, 0.090538, 0.105410, 0.128602, 0.162610",\
              "0.083362, 0.095530, 0.110402, 0.133594, 0.167602",\
              "0.104162, 0.116330, 0.131202, 0.154394, 0.188402"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.103520, 0.102320, 0.102220, 0.107720, 0.129420",\
              "0.121020, 0.119820, 0.119720, 0.125220, 0.146920",\
              "0.138720, 0.137520, 0.137420, 0.142920, 0.164620",\
              "0.157520, 0.156320, 0.156220, 0.161720, 0.183420",\
              "0.200720, 0.199520, 0.199420, 0.204920, 0.226620"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103520, 0.102320, 0.102220, 0.107720, 0.129420",\
              "0.121020, 0.119820, 0.119720, 0.125220, 0.146920",\
              "0.138720, 0.137520, 0.137420, 0.142920, 0.164620",\
              "0.157520, 0.156320, 0.156220, 0.161720, 0.183420",\
              "0.200720, 0.199520, 0.199420, 0.204920, 0.226620"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.390255 ;
    }
}
}
