// Seed: 243831439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri id_2;
  inout wire id_1;
  wire id_8;
  assign id_2 = -1;
  assign id_8 = id_1;
  tri0  id_9 = -1;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout wire _id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_13,
      id_5,
      id_10,
      id_6,
      id_4
  );
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_7[id_18] = #1 id_20;
endmodule
