

================================================================
== Vitis HLS Report for 'decision_function_3'
================================================================
* Date:           Sun Jun 26 16:47:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.098 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 3 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 4 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read22, i32 4294887777"   --->   Operation 5 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (1.11ns)   --->   "%comparison_20 = icmp_slt  i32 %p_read11, i32 76980"   --->   Operation 6 'icmp' 'comparison_20' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison_21 = icmp_slt  i32 %p_read22, i32 95670"   --->   Operation 7 'icmp' 'comparison_21' <Predicate = (or_ln208_4 & or_ln208_5)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_22 = icmp_slt  i32 %p_read11, i32 112096"   --->   Operation 8 'icmp' 'comparison_22' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.33ns)   --->   "%activation = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 9 'xor' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.33ns)   --->   "%activation_33 = and i1 %comparison_20, i1 %activation" [firmware/BDT.h:193]   --->   Operation 10 'and' 'activation_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln195 = xor i1 %comparison_20, i1 1" [firmware/BDT.h:195]   --->   Operation 11 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_5)   --->   "%activation_36 = and i1 %comparison_21, i1 %activation_33" [firmware/BDT.h:193]   --->   Operation 12 'and' 'activation_36' <Predicate = (or_ln208_4 & or_ln208_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193 = and i1 %comparison_22, i1 %activation" [firmware/BDT.h:193]   --->   Operation 13 'and' 'and_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_37 = and i1 %and_ln193, i1 %xor_ln195" [firmware/BDT.h:193]   --->   Operation 14 'and' 'activation_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_5)   --->   "%or_ln208 = or i1 %comparison, i1 %activation_36" [firmware/BDT.h:208]   --->   Operation 15 'or' 'or_ln208' <Predicate = (or_ln208_4 & or_ln208_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_5)   --->   "%zext_ln208 = zext i1 %activation" [firmware/BDT.h:208]   --->   Operation 16 'zext' 'zext_ln208' <Predicate = (or_ln208 & or_ln208_4 & or_ln208_5)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%or_ln208_4 = or i1 %comparison, i1 %activation_33" [firmware/BDT.h:208]   --->   Operation 17 'or' 'or_ln208_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_5)   --->   "%select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 18 'select' 'select_ln208' <Predicate = (or_ln208_4 & or_ln208_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_5 = or i1 %or_ln208_4, i1 %activation_37" [firmware/BDT.h:208]   --->   Operation 19 'or' 'or_ln208_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_5 = select i1 %or_ln208_4, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 20 'select' 'select_ln208_5' <Predicate = (or_ln208_5)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln208_2 = zext i2 %select_ln208_5" [firmware/BDT.h:208]   --->   Operation 21 'zext' 'zext_ln208_2' <Predicate = (or_ln208_5)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_6 = select i1 %or_ln208_5, i3 %zext_ln208_2, i3 4" [firmware/BDT.h:208]   --->   Operation 22 'select' 'select_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.66ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 70579, i32 4294946229, i32 66895, i32 34509, i32 105913, i3 %select_ln208_6" [firmware/BDT.h:209]   --->   Operation 23 'mux' 'agg_result' <Predicate = true> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 24 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 3.1ns
The critical path consists of the following:
	wire read operation ('p_read22') on port 'p_read2' [4]  (0 ns)
	'icmp' operation ('comparison') [6]  (1.11 ns)
	'xor' operation ('activation', firmware/BDT.h:195) [10]  (0.331 ns)
	'and' operation ('activation', firmware/BDT.h:193) [11]  (0.331 ns)
	'or' operation ('or_ln208_4', firmware/BDT.h:208) [18]  (0.331 ns)
	'select' operation ('select_ln208_5', firmware/BDT.h:208) [21]  (0.331 ns)
	'select' operation ('select_ln208_6', firmware/BDT.h:208) [23]  (0 ns)
	'mux' operation ('agg_result', firmware/BDT.h:209) [24]  (0.663 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
