/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_register_slice_v1_1_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axis_register_slice_v1_1_17 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_register_slice_v1_1_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axis_register_slice_v1_1_17 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_register_slice_v1_1_17/.cxl.verilog.axis_register_slice_v1_1_17.axis_register_slice_v1_1_17.lin64.cmf
