Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 29 17:36:38 2024
| Host         : Laptop-Ben-T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Videokaart_full_control_sets_placed.rpt
| Design       : Videokaart_full
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   510 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   108 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           17 |
| Yes          | No                    | No                     |            2837 |         1648 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG |                                   | z8/frameDone0                      |                1 |              1 |         1.00 |
|  z0/inst/clk_out1 |                                   | z8/vsync_i_1_n_0                   |                1 |              1 |         1.00 |
|  z0/inst/clk_out1 |                                   | z8/ltOp                            |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | z8/DataCount1605_out              |                                    |                3 |              4 |         1.33 |
|  clk100_IBUF_BUFG | z2/PrintIndex[7]_i_1_n_0          |                                    |                3 |              4 |         1.33 |
|  clk100_IBUF_BUFG | z1/ID[8]_i_1_n_0                  |                                    |                3 |              9 |         3.00 |
|  clk100_IBUF_BUFG | z1/ypos[8]_i_1_n_0                |                                    |                3 |              9 |         3.00 |
|  clk100_IBUF_BUFG | z2/DataArray[38][ID]              | z2/DataArray[38][y_pos][8]_i_1_n_0 |                2 |              9 |         4.50 |
|  clk100_IBUF_BUFG | z2/DataArray[76][ID]              |                                    |                4 |              9 |         2.25 |
|  clk100_IBUF_BUFG | z2/DataArray[67][ID]              |                                    |                3 |              9 |         3.00 |
|  z0/inst/clk_out1 |                                   | z8/backaddr[8]_i_1_n_0             |                4 |              9 |         2.25 |
|  clk100_IBUF_BUFG | z1/xpos[9]_i_1_n_0                |                                    |                4 |             10 |         2.50 |
|  z0/inst/clk_out1 | z8/eqOp                           | z8/vcount[9]_i_1_n_0               |                5 |             10 |         2.00 |
|  clk100_IBUF_BUFG | z1/data[15]_i_2_n_0               | z8/SS[0]                           |                3 |             16 |         5.33 |
|  z0/inst/clk_out1 |                                   |                                    |                8 |             16 |         2.00 |
|  clk100_IBUF_BUFG | z2/PrintIndex[7]_i_1_n_0          | z8/FSM_onehot_state_reg[0]         |                8 |             18 |         2.25 |
|  clk100_IBUF_BUFG | z2/DataArray[38][ID]              |                                    |               11 |             19 |         1.73 |
|  clk100_IBUF_BUFG | z2/DataArray[76][ID]              | z2/DataArray[76][y_pos][8]_i_1_n_0 |               11 |             19 |         1.73 |
|  clk100_IBUF_BUFG | z2/DataArray[67][ID]              | z2/DataArray[67][y_pos][8]_i_1_n_0 |               12 |             19 |         1.58 |
|  clk100_IBUF_BUFG | z8/FSM_onehot_state_reg[3][0]     |                                    |                6 |             20 |         3.33 |
|  z0/inst/clk_out1 |                                   | z8/eqOp                            |               10 |             21 |         2.10 |
|  clk100_IBUF_BUFG | z2/DataArray[0][y_pos][8]_i_1_n_0 |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[10][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[11][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[13][ID]              |                                    |               21 |             28 |         1.33 |
|  clk100_IBUF_BUFG | z2/DataArray[17][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[18][ID]              |                                    |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[15][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[16][ID]              |                                    |               22 |             28 |         1.27 |
|  clk100_IBUF_BUFG | z2/DataArray[12][ID]              |                                    |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[14][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[47][ID]              |                                    |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z2/DataArray[24][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[2][ID]               |                                    |               21 |             28 |         1.33 |
|  clk100_IBUF_BUFG | z2/DataArray[31][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[27][ID]              |                                    |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[30][ID]              |                                    |               22 |             28 |         1.27 |
|  clk100_IBUF_BUFG | z2/DataArray[20][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[35][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[39][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[33][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[19][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[41][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[42][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[3][ID]               |                                    |               21 |             28 |         1.33 |
|  clk100_IBUF_BUFG | z2/DataArray[26][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[22][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[25][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[1][ID]               |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[23][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[21][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[34][ID]              |                                    |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[36][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[44][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[29][ID]              |                                    |               22 |             28 |         1.27 |
|  clk100_IBUF_BUFG | z2/DataArray[32][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[43][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[40][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[46][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[45][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[37][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[48][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[92][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[54][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[78][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[52][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[58][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[63][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[57][ID]              |                                    |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[51][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[49][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[55][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[59][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[65][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[64][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[66][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z8/E[0]                           |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[5]_2[0]             |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[4][ID]               |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[62][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[69][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[6][ID]               |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[70][ID]              |                                    |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[71][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[72][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[77][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[53][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[56][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[79][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z8/vcount_reg[5]_1[0]             |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[5][ID]               |                                    |               20 |             28 |         1.40 |
|  clk100_IBUF_BUFG | z2/DataArray[60][ID]              |                                    |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[75][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[61][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[68][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[74][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[73][ID]              |                                    |               21 |             28 |         1.33 |
|  clk100_IBUF_BUFG | z2/DataArray[91][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[89][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[84][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[81][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[85][ID]              |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[80][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[86][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[50][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[87][ID]              |                                    |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z2/DataArray[83][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[82][ID]              |                                    |               20 |             28 |         1.40 |
|  clk100_IBUF_BUFG | z2/DataArray[88][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[8][ID]               |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[90][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[5]_3[0]             |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z8/vcount_reg[5]_0[0]             |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[95][ID]              |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[93][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[28][ID]              |                                    |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[9][ID]               |                                    |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[94][ID]              |                                    |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[7][ID]               |                                    |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataCount                      | z8/hcount_reg[7]_193               |               13 |             42 |         3.23 |
|  clk100_IBUF_BUFG |                                   |                                    |               29 |             59 |         2.03 |
+-------------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+


