Analysis & Synthesis report for register_ID_EX
Thu May 23 13:01:58 2019
Quartus II 64-Bit Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |register_ID_EX
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 23 13:01:58 2019         ;
; Quartus II 64-Bit Version          ; 7.2 Build 207 03/18/2008 SP 3 SJ Full Version ;
; Revision Name                      ; register_ID_EX                                ;
; Top-level Entity Name              ; register_ID_EX                                ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 81                                            ;
;     Total combinational functions  ; 81                                            ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 163                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; register_ID_EX     ; register_ID_EX     ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                           ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------+
; register_ID_EX.vhd               ; yes             ; User VHDL File  ; C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 81          ;
;                                             ;             ;
; Total combinational functions               ; 81          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2           ;
;     -- 3 input functions                    ; 79          ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 81          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 163         ;
; Maximum fan-out node                        ; process0~55 ;
; Maximum fan-out                             ; 39          ;
; Total fan-out                               ; 323         ;
; Average fan-out                             ; 1.32        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |register_ID_EX            ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 163  ; 0            ; |register_ID_EX     ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; isEOR_IDEX$latch                                    ; process0~4          ; yes                    ;
; wasJumpOut_IDEX$latch                               ; process0~7          ; yes                    ;
; isJump_IDEX$latch                                   ; process0~7          ; yes                    ;
; isJR_IDEX$latch                                     ; process0~7          ; yes                    ;
; isBranch_IDEX$latch                                 ; process0~7          ; yes                    ;
; isR_IDEX$latch                                      ; process0~4          ; yes                    ;
; isMFPC_IDEX$latch                                   ; process0~4          ; yes                    ;
; isLW_IDEX$latch                                     ; process0~2          ; yes                    ;
; isSW_IDEX$latch                                     ; process0~2          ; yes                    ;
; isReadDigit_IDEX$latch                              ; process0~2          ; yes                    ;
; isPrintDigit_IDEX$latch                             ; process0~2          ; yes                    ;
; ALUFunc_IDEX[0]$latch                               ; process0~4          ; yes                    ;
; ALUFunc_IDEX[1]$latch                               ; process0~4          ; yes                    ;
; ALUFunc_IDEX[2]$latch                               ; process0~4          ; yes                    ;
; ALUFunc_IDEX[3]$latch                               ; process0~4          ; yes                    ;
; R1Reg_IDEX[0]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[1]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[2]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[3]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[4]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[5]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[6]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[7]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[8]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[9]$latch                                 ; process0~4          ; yes                    ;
; R1Reg_IDEX[10]$latch                                ; process0~4          ; yes                    ;
; R1Reg_IDEX[11]$latch                                ; process0~4          ; yes                    ;
; R1Reg_IDEX[12]$latch                                ; process0~4          ; yes                    ;
; R1Reg_IDEX[13]$latch                                ; process0~4          ; yes                    ;
; R1Reg_IDEX[14]$latch                                ; process0~4          ; yes                    ;
; R1Reg_IDEX[15]$latch                                ; process0~4          ; yes                    ;
; R2Reg_IDEX[0]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[1]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[2]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[3]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[4]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[5]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[6]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[7]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[8]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[9]$latch                                 ; process0~2          ; yes                    ;
; R2Reg_IDEX[10]$latch                                ; process0~2          ; yes                    ;
; R2Reg_IDEX[11]$latch                                ; process0~2          ; yes                    ;
; R2Reg_IDEX[12]$latch                                ; process0~2          ; yes                    ;
; R2Reg_IDEX[13]$latch                                ; process0~2          ; yes                    ;
; R2Reg_IDEX[14]$latch                                ; process0~2          ; yes                    ;
; R2Reg_IDEX[15]$latch                                ; process0~2          ; yes                    ;
; immediate16_IDEX[0]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[1]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[2]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[3]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[4]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[5]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[6]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[7]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[8]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[9]$latch                           ; process0~4          ; yes                    ;
; immediate16_IDEX[10]$latch                          ; process0~4          ; yes                    ;
; immediate16_IDEX[11]$latch                          ; process0~4          ; yes                    ;
; immediate16_IDEX[12]$latch                          ; process0~4          ; yes                    ;
; immediate16_IDEX[13]$latch                          ; process0~4          ; yes                    ;
; immediate16_IDEX[14]$latch                          ; process0~4          ; yes                    ;
; immediate16_IDEX[15]$latch                          ; process0~4          ; yes                    ;
; R1AD_IDEX[0]$latch                                  ; process0~2          ; yes                    ;
; R1AD_IDEX[1]$latch                                  ; process0~2          ; yes                    ;
; R1AD_IDEX[2]$latch                                  ; process0~2          ; yes                    ;
; jumpShortAddr_IDEX[0]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[1]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[2]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[3]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[4]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[5]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[6]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[7]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[8]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[9]$latch                         ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[10]$latch                        ; process0~7          ; yes                    ;
; jumpShortAddr_IDEX[11]$latch                        ; process0~7          ; yes                    ;
; Number of user-specified and inferred latches = 78  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |register_ID_EX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
; addresssize    ; 3     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Thu May 23 13:01:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register_ID_EX -c register_ID_EX
Info: Found 2 design units, including 1 entities, in source file register_ID_EX.vhd
    Info: Found design unit 1: register_ID_EX-Behavior
    Info: Found entity 1: register_ID_EX
Info: Elaborating entity "register_ID_EX" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isLW_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isSW_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isPrintDigit_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isReadDigit_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "R2Reg_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "R1AD_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isR_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "ALUFunc_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "immediate16_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isMFPC_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isEOR_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "R1Reg_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "wasJumpOut_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isJump_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isJR_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "isBranch_IDEX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable "jumpShortAddr_IDEX", which holds its previous value in one or more paths through the process
Warning (10034): Output port "R2AD_IDEX[2]" at register_ID_EX.vhd(26) has no driver
Warning (10034): Output port "R2AD_IDEX[1]" at register_ID_EX.vhd(26) has no driver
Warning (10034): Output port "R2AD_IDEX[0]" at register_ID_EX.vhd(26) has no driver
Info (10041): Inferred latch for "jumpShortAddr_IDEX[0]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[1]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[2]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[3]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[4]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[5]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[6]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[7]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[8]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[9]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[10]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "jumpShortAddr_IDEX[11]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isBranch_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isJR_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isJump_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "wasJumpOut_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[0]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[1]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[2]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[3]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[4]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[5]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[6]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[7]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[8]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[9]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[10]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[11]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[12]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[13]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[14]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1Reg_IDEX[15]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isEOR_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isMFPC_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[0]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[1]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[2]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[3]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[4]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[5]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[6]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[7]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[8]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[9]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[10]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[11]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[12]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[13]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[14]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "immediate16_IDEX[15]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "ALUFunc_IDEX[0]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "ALUFunc_IDEX[1]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "ALUFunc_IDEX[2]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "ALUFunc_IDEX[3]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isR_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1AD_IDEX[0]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1AD_IDEX[1]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R1AD_IDEX[2]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[0]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[1]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[2]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[3]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[4]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[5]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[6]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[7]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[8]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[9]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[10]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[11]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[12]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[13]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[14]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "R2Reg_IDEX[15]" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isReadDigit_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isPrintDigit_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isSW_IDEX" at register_ID_EX.vhd(33)
Info (10041): Inferred latch for "isLW_IDEX" at register_ID_EX.vhd(33)
Warning: Latch isEOR_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isEOR
Warning: Latch wasJumpOut_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal wasJumpOut
Warning: Latch isJump_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isJump
Warning: Latch isJR_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isJR
Warning: Latch isBranch_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isBranch
Warning: Latch isR_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isR
Warning: Latch isMFPC_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isMFPC
Warning: Latch isLW_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isLW
Warning: Latch isSW_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isSW
Warning: Latch isReadDigit_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isReadDigit
Warning: Latch isPrintDigit_IDEX$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal isPrintDigit
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "R2AD_IDEX[0]" stuck at GND
    Warning (13410): Pin "R2AD_IDEX[1]" stuck at GND
    Warning (13410): Pin "R2AD_IDEX[2]" stuck at GND
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock"
    Warning (15610): No output dependent on input pin "R2AD[0]"
    Warning (15610): No output dependent on input pin "R2AD[1]"
    Warning (15610): No output dependent on input pin "R2AD[2]"
Info: Implemented 244 device resources after synthesis - the final resource count might be different
    Info: Implemented 82 input pins
    Info: Implemented 81 output pins
    Info: Implemented 81 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Allocated 4432 megabytes of memory during processing
    Info: Processing ended: Thu May 23 13:01:58 2019
    Info: Elapsed time: 00:00:17


