<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/MVETailPredUtils.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L26'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- MVETailPredUtils.h - Tail predication utility functions -*- C++-*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains utility functions for low overhead and tail predicated</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// loops, shared between the ARMLowOverheadLoops pass and anywhere else that</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// needs them.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_ARM_MVETAILPREDUTILS_H</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_ARM_MVETAILPREDUTILS_H</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>static inline unsigned VCTPOpcodeToLSTP(unsigned Opcode, bool IsDoLoop) {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>318</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unhandled vctp opcode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L30' href='#L30'><span>30:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>245</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    return IsDoLoop ? <div class='tooltip'>ARM::MVE_DLSTP_8<span class='tooltip-content'>20</span></div> : <div class='tooltip'>ARM::MVE_WLSTP_8<span class='tooltip-content'>53</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L31' href='#L31'><span>31:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L32' href='#L32'><span>32:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>279</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    return IsDoLoop ? <div class='tooltip'>ARM::MVE_DLSTP_16<span class='tooltip-content'>37</span></div> : <div class='tooltip'>ARM::MVE_WLSTP_16<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L33' href='#L33'><span>33:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L34' href='#L34'><span>34:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206</span>, <span class='None'>False</span>: <span class='covered-line'>112</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>    return IsDoLoop ? <div class='tooltip'>ARM::MVE_DLSTP_32<span class='tooltip-content'>204</span></div> : <div class='tooltip'>ARM::MVE_WLSTP_32<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L35' href='#L35'><span>35:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCTP64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L36' href='#L36'><span>36:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>318</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>IsDoLoop</span><span class='red'> ? </span><span class='red'>ARM::MVE_DLSTP_64</span><span class='red'> : </span><span class='red'>ARM::MVE_WLSTP_64</span>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L37' href='#L37'><span>37:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::VCTPOpcodeToLSTP(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::VCTPOpcodeToLSTP(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::VCTPOpcodeToLSTP(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>static inline unsigned VCTPOpcodeToLSTP(unsigned Opcode, bool IsDoLoop) {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>318</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unhandled vctp opcode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L30' href='#L30'><span>30:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>245</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    return IsDoLoop ? <div class='tooltip'>ARM::MVE_DLSTP_8<span class='tooltip-content'>20</span></div> : <div class='tooltip'>ARM::MVE_WLSTP_8<span class='tooltip-content'>53</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L31' href='#L31'><span>31:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L32' href='#L32'><span>32:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>279</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    return IsDoLoop ? <div class='tooltip'>ARM::MVE_DLSTP_16<span class='tooltip-content'>37</span></div> : <div class='tooltip'>ARM::MVE_WLSTP_16<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L33' href='#L33'><span>33:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L34' href='#L34'><span>34:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206</span>, <span class='None'>False</span>: <span class='covered-line'>112</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>    return IsDoLoop ? <div class='tooltip'>ARM::MVE_DLSTP_32<span class='tooltip-content'>204</span></div> : <div class='tooltip'>ARM::MVE_WLSTP_32<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L35' href='#L35'><span>35:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCTP64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L36' href='#L36'><span>36:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>318</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>IsDoLoop</span><span class='red'> ? </span><span class='red'>ARM::MVE_DLSTP_64</span><span class='red'> : </span><span class='red'>ARM::MVE_WLSTP_64</span>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L37' href='#L37'><span>37:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::VCTPOpcodeToLSTP(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::VCTPOpcodeToLSTP(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>static inline unsigned getTailPredVectorWidth(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L44' href='#L44'><span>44:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unhandled vctp opcode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L46' href='#L46'><span>46:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74</span>, <span class='None'>False</span>: <span class='covered-line'>248</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    return 16<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>282</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    return 8<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    return 4<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::MVE_VCTP64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return 2</span>;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::getTailPredVectorWidth(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::getTailPredVectorWidth(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::getTailPredVectorWidth(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>static inline unsigned getTailPredVectorWidth(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L44' href='#L44'><span>44:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unhandled vctp opcode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L46' href='#L46'><span>46:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74</span>, <span class='None'>False</span>: <span class='covered-line'>248</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    return 16<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>282</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    return 8<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    return 4<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::MVE_VCTP64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return 2</span>;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::getTailPredVectorWidth(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::getTailPredVectorWidth(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>static inline bool isVCTP(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.5k</span>, <span class='None'>False</span>: <span class='covered-line'>327</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.02k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177k</span>, <span class='None'>False</span>: <span class='covered-line'>960</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>7.70k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>232</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>3.22k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>228</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>6.64k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>508</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7.97k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isVCTP(llvm::MachineInstr const*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>static inline bool isVCTP(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.5k</span>, <span class='None'>False</span>: <span class='covered-line'>327</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>228</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  case ARM::MVE_VCTP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isVCTP(llvm::MachineInstr const*)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isVCTP(llvm::MachineInstr const*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>7.98k</pre></td><td class='code'><pre>static inline bool isVCTP(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>7.98k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>6.02k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.02k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>6.02k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>6.02k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>  case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>7.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>6.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>7.98k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>6.02k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>7.98k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isVCTP(llvm::MachineInstr const*)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>MVETPAndVPTOptimisationsPass.cpp:llvm::isVCTP(llvm::MachineInstr const*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>static inline bool isVCTP(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177k</span>, <span class='None'>False</span>: <span class='covered-line'>960</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  case ARM::MVE_VCTP8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  case ARM::MVE_VCTP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>232</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>953</pre></td><td class='code'><pre>  case ARM::MVE_VCTP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>508</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>960</pre></td><td class='code'><pre>  case ARM::MVE_VCTP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>960</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>static inline bool isDoLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2DoLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == ARM::t2DoLoopStartTP<span class='tooltip-content'>153k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:10</span></a></span>) to (<span class='line-number'><a href='#L72'><span>73:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (72:10)
     Condition C2 --> (73:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:10</span></a></span>) to (<span class='line-number'><a href='#L72'><span>73:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (72:10)
     Condition C2 --> (73:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:10</span></a></span>) to (<span class='line-number'><a href='#L72'><span>73:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (72:10)
     Condition C2 --> (73:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isDoLoopStart(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMConstantIslandPass.cpp:llvm::isDoLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>static inline bool isDoLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2DoLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2DoLoopStartTP;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:10</span></a></span>) to (<span class='line-number'><a href='#L72'><span>73:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (72:10)
     Condition C2 --> (73:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isDoLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>static inline bool isDoLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2DoLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == ARM::t2DoLoopStartTP<span class='tooltip-content'>142k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:10</span></a></span>) to (<span class='line-number'><a href='#L72'><span>73:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (72:10)
     Condition C2 --> (73:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isDoLoopStart(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>MVETPAndVPTOptimisationsPass.cpp:llvm::isDoLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>static inline bool isDoLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2DoLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2DoLoopStartTP;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L72'><span>72:10</span></a></span>) to (<span class='line-number'><a href='#L72'><span>73:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (72:10)
     Condition C2 --> (73:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>static inline bool isWhileLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2WhileLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>867</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartLR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == ARM::t2WhileLoopStartTP<span class='tooltip-content'>155k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>740</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isWhileLoopStart(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMConstantIslandPass.cpp:llvm::isWhileLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>static inline bool isWhileLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2WhileLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartLR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartTP;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isWhileLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>static inline bool isWhileLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2WhileLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartLR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == ARM::t2WhileLoopStartTP<span class='tooltip-content'>143k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBlockPlacement.cpp:llvm::isWhileLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>static inline bool isWhileLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2WhileLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>867</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartLR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == ARM::t2WhileLoopStartTP<span class='tooltip-content'>815</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>740</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>MVETPAndVPTOptimisationsPass.cpp:llvm::isWhileLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>static inline bool isWhileLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  return MI.getOpcode() == ARM::t2WhileLoopStart ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartLR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>         MI.getOpcode() == ARM::t2WhileLoopStartTP;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:10</span></a></span>) to (<span class='line-number'><a href='#L77'><span>79:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:10)
     Condition C2 --> (78:10)
     Condition C3 --> (79:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>static inline bool isLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>  return isDoLoopStart(MI) || <div class='tooltip'>isWhileLoopStart(MI)<span class='tooltip-content'>153k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>637</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:10</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:10)
     Condition C2 --> (83:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:10</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:10)
     Condition C2 --> (83:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:10</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:10)
     Condition C2 --> (83:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isLoopStart(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMConstantIslandPass.cpp:llvm::isLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>static inline bool isLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return isDoLoopStart(MI) || <div class='tooltip'>isWhileLoopStart(MI)<span class='tooltip-content'>15</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:10</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:10)
     Condition C2 --> (83:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>static inline bool isLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  return isDoLoopStart(MI) || <div class='tooltip'>isWhileLoopStart(MI)<span class='tooltip-content'>142k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>637</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:10</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:10)
     Condition C2 --> (83:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isLoopStart(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>MVETPAndVPTOptimisationsPass.cpp:llvm::isLoopStart(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>static inline bool isLoopStart(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  return isDoLoopStart(MI) || isWhileLoopStart(MI);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:10</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:10)
     Condition C2 --> (83:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return the TargetBB stored in a t2WhileLoopStartLR/t2WhileLoopStartTP.</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>inline MachineBasicBlock *getWhileLoopStartTargetBB(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  assert(isWhileLoopStart(MI) &amp;&amp; &quot;Expected WhileLoopStart!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  unsigned Op = MI.getOpcode() == ARM::t2WhileLoopStartTP ? <div class='tooltip'>3<span class='tooltip-content'>184</span></div> : <div class='tooltip'>2<span class='tooltip-content'>161</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  return MI.getOperand(Op).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// WhileLoopStart holds the exit block, so produce a subs Op0, Op1, 0 and then a</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// beq that branches to the exit branch.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If UseCmp is true, this will create a t2CMP instead of a t2SUBri, meaning the</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// value of LR into the loop will not be setup. This is used if the LR setup is</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// done via another means (via a t2DoLoopStart, for example).</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline void RevertWhileLoopStartLR(MachineInstr *MI, const TargetInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned BrOpc = ARM::t2Bcc,</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                                   bool UseCmp = false) {</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  assert((MI-&gt;getOpcode() == ARM::t2WhileLoopStartLR ||</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>          MI-&gt;getOpcode() == ARM::t2WhileLoopStartTP) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>         &quot;Only expected a t2WhileLoopStartLR/TP in RevertWhileLoopStartLR!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Subs/Cmp</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (UseCmp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(ARM::t2CMPri));</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MIB.addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MIB.addImm(ARMCC::AL);</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MIB.addReg(ARM::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(ARM::t2SUBri));</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.addImm(ARMCC::AL);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.addReg(ARM::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.addReg(ARM::CPSR, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Branch</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(BrOpc));</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MIB.addMBB(getWhileLoopStartTargetBB(*MI)); // branch target</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MIB.addImm(ARMCC::EQ);                      // condition code</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MIB.addReg(ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>inline void RevertDoLoopStart(MachineInstr *MI, const TargetInstrInfo *TII) {</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(ARM::tMOVr))</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .add(MI-&gt;getOperand(0))</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .add(MI-&gt;getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .add(predOps(ARMCC::AL));</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline void RevertLoopDec(MachineInstr *MI, const TargetInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                          bool SetFlags = false) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(ARM::t2SUBri));</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MIB.add(MI-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MIB.add(MI-&gt;getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MIB.addImm(ARMCC::AL);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (SetFlags) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MIB.addReg(ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MIB-&gt;getOperand(5).setIsDef(true);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Generate a subs, or sub and cmp, and a branch instead of an LE.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline void RevertLoopEnd(MachineInstr *MI, const TargetInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                          unsigned BrOpc = ARM::t2Bcc, bool SkipCmp = false) {</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create cmp</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (!SkipCmp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(ARM::t2CMPri));</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MIB.addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MIB.addImm(ARMCC::AL);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MIB.addReg(ARM::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create bne</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(BrOpc));</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MIB.add(MI-&gt;getOperand(1)); // branch target</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MIB.addImm(ARMCC::NE);      // condition code</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MIB.addReg(ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_LIB_TARGET_ARM_MVETAILPREDUTILS_H</pre></td></tr></table></div></body></html>