[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenerateBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 161
LIB: work
FILE: ${SURELOG_DIR}/tests/GenerateBlock/dut.sv
n<> u<160> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<160> s<159> l<1:1>
  n<> u<159> t<Source_text> p<160> c<158> l<1:1> el<19:10>
    n<> u<158> t<Description> p<159> c<157> l<1:1> el<19:10>
      n<> u<157> t<Module_declaration> p<158> c<5> l<1:1> el<19:10>
        n<> u<5> t<Module_ansi_header> p<157> c<2> s<30> l<1:1> el<1:18>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<gen_test9> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:17>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:17> el<1:17>
        n<> u<30> t<Non_port_module_item> p<157> c<29> s<155> l<2:9> el<2:30>
          n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:9> el<2:30>
            n<> u<28> t<Module_common_item> p<29> c<27> l<2:9> el<2:30>
              n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<2:9> el<2:30>
                n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:9> el<2:30>
                  n<> u<25> t<Net_declaration> p<26> c<6> l<2:9> el<2:30>
                    n<> u<6> t<NetType_Wire> p<25> s<17> l<2:9> el<2:13>
                    n<> u<17> t<Data_type_or_implicit> p<25> c<16> s<24> l<2:14> el<2:19>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<2:14> el<2:19>
                        n<> u<15> t<Constant_range> p<16> c<10> l<2:15> el<2:18>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:15> el<2:16>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<2:15> el<2:16>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<2:15> el<2:16>
                                n<1> u<7> t<INT_CONST> p<8> l<2:15> el<2:16>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<2:17> el<2:18>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<2:17> el<2:18>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<2:17> el<2:18>
                                n<0> u<11> t<INT_CONST> p<12> l<2:17> el<2:18>
                    n<> u<24> t<Net_decl_assignment_list> p<25> c<23> l<2:20> el<2:29>
                      n<> u<23> t<Net_decl_assignment> p<24> c<18> l<2:20> el<2:29>
                        n<w> u<18> t<STRING_CONST> p<23> s<22> l<2:20> el<2:21>
                        n<> u<22> t<Expression> p<23> c<21> l<2:24> el<2:29>
                          n<> u<21> t<Primary> p<22> c<20> l<2:24> el<2:29>
                            n<> u<20> t<Primary_literal> p<21> c<19> l<2:24> el<2:29>
                              n<2'b11> u<19> t<INT_CONST> p<20> l<2:24> el<2:29>
        n<> u<155> t<Non_port_module_item> p<157> c<154> s<156> l<3:9> el<18:20>
          n<> u<154> t<Generate_region> p<155> c<152> l<3:9> el<18:20>
            n<> u<152> t<Generate_item> p<154> c<151> s<153> l<4:17> el<17:20>
              n<> u<151> t<Generate_begin_end_block> p<152> c<31> l<4:17> el<17:20>
                n<A> u<31> t<STRING_CONST> p<151> s<52> l<4:25> el<4:26>
                n<> u<52> t<Generate_item> p<151> c<51> s<84> l<5:25> el<5:38>
                  n<> u<51> t<Module_or_generate_item> p<52> c<50> l<5:25> el<5:38>
                    n<> u<50> t<Module_common_item> p<51> c<49> l<5:25> el<5:38>
                      n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<5:25> el<5:38>
                        n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<5:25> el<5:38>
                          n<> u<47> t<Net_declaration> p<48> c<32> l<5:25> el<5:38>
                            n<> u<32> t<NetType_Wire> p<47> s<43> l<5:25> el<5:29>
                            n<> u<43> t<Data_type_or_implicit> p<47> c<42> s<46> l<5:30> el<5:35>
                              n<> u<42> t<Packed_dimension> p<43> c<41> l<5:30> el<5:35>
                                n<> u<41> t<Constant_range> p<42> c<36> l<5:31> el<5:34>
                                  n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<5:31> el<5:32>
                                    n<> u<35> t<Constant_primary> p<36> c<34> l<5:31> el<5:32>
                                      n<> u<34> t<Primary_literal> p<35> c<33> l<5:31> el<5:32>
                                        n<1> u<33> t<INT_CONST> p<34> l<5:31> el<5:32>
                                  n<> u<40> t<Constant_expression> p<41> c<39> l<5:33> el<5:34>
                                    n<> u<39> t<Constant_primary> p<40> c<38> l<5:33> el<5:34>
                                      n<> u<38> t<Primary_literal> p<39> c<37> l<5:33> el<5:34>
                                        n<0> u<37> t<INT_CONST> p<38> l<5:33> el<5:34>
                            n<> u<46> t<Net_decl_assignment_list> p<47> c<45> l<5:36> el<5:37>
                              n<> u<45> t<Net_decl_assignment> p<46> c<44> l<5:36> el<5:37>
                                n<x> u<44> t<STRING_CONST> p<45> l<5:36> el<5:37>
                n<> u<84> t<Generate_item> p<151> c<83> s<116> l<6:25> el<10:36>
                  n<> u<83> t<Generate_region> p<84> c<81> l<6:25> el<10:36>
                    n<> u<81> t<Generate_item> p<83> c<80> s<82> l<7:25> el<9:28>
                      n<> u<80> t<Generate_begin_end_block> p<81> c<53> l<7:25> el<9:28>
                        n<B> u<53> t<STRING_CONST> p<80> s<78> l<7:33> el<7:34>
                        n<> u<78> t<Generate_item> p<80> c<77> s<79> l<8:33> el<8:54>
                          n<> u<77> t<Module_or_generate_item> p<78> c<76> l<8:33> el<8:54>
                            n<> u<76> t<Module_common_item> p<77> c<75> l<8:33> el<8:54>
                              n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<8:33> el<8:54>
                                n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<8:33> el<8:54>
                                  n<> u<73> t<Net_declaration> p<74> c<54> l<8:33> el<8:54>
                                    n<> u<54> t<NetType_Wire> p<73> s<65> l<8:33> el<8:37>
                                    n<> u<65> t<Data_type_or_implicit> p<73> c<64> s<72> l<8:38> el<8:43>
                                      n<> u<64> t<Packed_dimension> p<65> c<63> l<8:38> el<8:43>
                                        n<> u<63> t<Constant_range> p<64> c<58> l<8:39> el<8:42>
                                          n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<8:39> el<8:40>
                                            n<> u<57> t<Constant_primary> p<58> c<56> l<8:39> el<8:40>
                                              n<> u<56> t<Primary_literal> p<57> c<55> l<8:39> el<8:40>
                                                n<1> u<55> t<INT_CONST> p<56> l<8:39> el<8:40>
                                          n<> u<62> t<Constant_expression> p<63> c<61> l<8:41> el<8:42>
                                            n<> u<61> t<Constant_primary> p<62> c<60> l<8:41> el<8:42>
                                              n<> u<60> t<Primary_literal> p<61> c<59> l<8:41> el<8:42>
                                                n<0> u<59> t<INT_CONST> p<60> l<8:41> el<8:42>
                                    n<> u<72> t<Net_decl_assignment_list> p<73> c<71> l<8:44> el<8:53>
                                      n<> u<71> t<Net_decl_assignment> p<72> c<66> l<8:44> el<8:53>
                                        n<y> u<66> t<STRING_CONST> p<71> s<70> l<8:44> el<8:45>
                                        n<> u<70> t<Expression> p<71> c<69> l<8:48> el<8:53>
                                          n<> u<69> t<Primary> p<70> c<68> l<8:48> el<8:53>
                                            n<> u<68> t<Primary_literal> p<69> c<67> l<8:48> el<8:53>
                                              n<2'b00> u<67> t<INT_CONST> p<68> l<8:48> el<8:53>
                        n<> u<79> t<END> p<80> l<9:25> el<9:28>
                    n<> u<82> t<ENDGENERATE> p<83> l<10:25> el<10:36>
                n<> u<116> t<Generate_item> p<151> c<115> s<149> l<11:25> el<15:36>
                  n<> u<115> t<Generate_region> p<116> c<113> l<11:25> el<15:36>
                    n<> u<113> t<Generate_item> p<115> c<112> s<114> l<12:25> el<14:28>
                      n<> u<112> t<Generate_begin_end_block> p<113> c<85> l<12:25> el<14:28>
                        n<C> u<85> t<STRING_CONST> p<112> s<110> l<12:33> el<12:34>
                        n<> u<110> t<Generate_item> p<112> c<109> s<111> l<13:33> el<13:54>
                          n<> u<109> t<Module_or_generate_item> p<110> c<108> l<13:33> el<13:54>
                            n<> u<108> t<Module_common_item> p<109> c<107> l<13:33> el<13:54>
                              n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<13:33> el<13:54>
                                n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<13:33> el<13:54>
                                  n<> u<105> t<Net_declaration> p<106> c<86> l<13:33> el<13:54>
                                    n<> u<86> t<NetType_Wire> p<105> s<97> l<13:33> el<13:37>
                                    n<> u<97> t<Data_type_or_implicit> p<105> c<96> s<104> l<13:38> el<13:43>
                                      n<> u<96> t<Packed_dimension> p<97> c<95> l<13:38> el<13:43>
                                        n<> u<95> t<Constant_range> p<96> c<90> l<13:39> el<13:42>
                                          n<> u<90> t<Constant_expression> p<95> c<89> s<94> l<13:39> el<13:40>
                                            n<> u<89> t<Constant_primary> p<90> c<88> l<13:39> el<13:40>
                                              n<> u<88> t<Primary_literal> p<89> c<87> l<13:39> el<13:40>
                                                n<1> u<87> t<INT_CONST> p<88> l<13:39> el<13:40>
                                          n<> u<94> t<Constant_expression> p<95> c<93> l<13:41> el<13:42>
                                            n<> u<93> t<Constant_primary> p<94> c<92> l<13:41> el<13:42>
                                              n<> u<92> t<Primary_literal> p<93> c<91> l<13:41> el<13:42>
                                                n<0> u<91> t<INT_CONST> p<92> l<13:41> el<13:42>
                                    n<> u<104> t<Net_decl_assignment_list> p<105> c<103> l<13:44> el<13:53>
                                      n<> u<103> t<Net_decl_assignment> p<104> c<98> l<13:44> el<13:53>
                                        n<z> u<98> t<STRING_CONST> p<103> s<102> l<13:44> el<13:45>
                                        n<> u<102> t<Expression> p<103> c<101> l<13:48> el<13:53>
                                          n<> u<101> t<Primary> p<102> c<100> l<13:48> el<13:53>
                                            n<> u<100> t<Primary_literal> p<101> c<99> l<13:48> el<13:53>
                                              n<2'b01> u<99> t<INT_CONST> p<100> l<13:48> el<13:53>
                        n<> u<111> t<END> p<112> l<14:25> el<14:28>
                    n<> u<114> t<ENDGENERATE> p<115> l<15:25> el<15:36>
                n<> u<149> t<Generate_item> p<151> c<148> s<150> l<16:25> el<16:54>
                  n<> u<148> t<Module_or_generate_item> p<149> c<147> l<16:25> el<16:54>
                    n<> u<147> t<Module_common_item> p<148> c<146> l<16:25> el<16:54>
                      n<> u<146> t<Continuous_assign> p<147> c<145> l<16:25> el<16:54>
                        n<> u<145> t<Net_assignment_list> p<146> c<144> l<16:32> el<16:53>
                          n<> u<144> t<Net_assignment> p<145> c<121> l<16:32> el<16:53>
                            n<> u<121> t<Net_lvalue> p<144> c<118> s<143> l<16:32> el<16:33>
                              n<> u<118> t<Ps_or_hierarchical_identifier> p<121> c<117> s<120> l<16:32> el<16:33>
                                n<x> u<117> t<STRING_CONST> p<118> l<16:32> el<16:33>
                              n<> u<120> t<Constant_select> p<121> c<119> l<16:34> el<16:34>
                                n<> u<119> t<Constant_bit_select> p<120> l<16:34> el<16:34>
                            n<> u<143> t<Expression> p<144> c<134> l<16:36> el<16:53>
                              n<> u<134> t<Expression> p<143> c<128> s<142> l<16:36> el<16:47>
                                n<> u<128> t<Expression> p<134> c<127> s<133> l<16:36> el<16:39>
                                  n<> u<127> t<Primary> p<128> c<126> l<16:36> el<16:39>
                                    n<> u<126> t<Complex_func_call> p<127> c<122> l<16:36> el<16:39>
                                      n<B> u<122> t<STRING_CONST> p<126> s<123> l<16:36> el<16:37>
                                      n<y> u<123> t<STRING_CONST> p<126> s<125> l<16:38> el<16:39>
                                      n<> u<125> t<Select> p<126> c<124> l<16:40> el<16:40>
                                        n<> u<124> t<Bit_select> p<125> l<16:40> el<16:40>
                                n<> u<133> t<BinOp_BitwXor> p<134> s<132> l<16:40> el<16:41>
                                n<> u<132> t<Expression> p<134> c<131> l<16:42> el<16:47>
                                  n<> u<131> t<Primary> p<132> c<130> l<16:42> el<16:47>
                                    n<> u<130> t<Primary_literal> p<131> c<129> l<16:42> el<16:47>
                                      n<2'b11> u<129> t<INT_CONST> p<130> l<16:42> el<16:47>
                              n<> u<142> t<BinOp_BitwXor> p<143> s<141> l<16:48> el<16:49>
                              n<> u<141> t<Expression> p<143> c<140> l<16:50> el<16:53>
                                n<> u<140> t<Primary> p<141> c<139> l<16:50> el<16:53>
                                  n<> u<139> t<Complex_func_call> p<140> c<135> l<16:50> el<16:53>
                                    n<C> u<135> t<STRING_CONST> p<139> s<136> l<16:50> el<16:51>
                                    n<z> u<136> t<STRING_CONST> p<139> s<138> l<16:52> el<16:53>
                                    n<> u<138> t<Select> p<139> c<137> l<16:53> el<16:53>
                                      n<> u<137> t<Bit_select> p<138> l<16:53> el<16:53>
                n<> u<150> t<END> p<151> l<17:17> el<17:20>
            n<> u<153> t<ENDGENERATE> p<154> l<18:9> el<18:20>
        n<> u<156> t<ENDMODULE> p<157> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:1:1: No timescale set for "gen_test9".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:1:1: Compile module "work@gen_test9".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  3
Constant                                               9
ContAssign                                             1
Design                                                 1
GenRegion                                              3
HierPath                                               2
Identifier                                             4
LogicNet                                               4
LogicTypespec                                          4
Module                                                 1
Operation                                              2
Range                                                  4
RefObj                                                 5
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@gen_test9)
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiName:work@gen_test9
  |vpiInternalScope:
  \_GenRegion: (work@gen_test9), line:3:9, endln:18:20
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiFullName:work@gen_test9
    |vpiInternalScope:
    \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
      |vpiParent:
      \_GenRegion: (work@gen_test9), line:3:9, endln:18:20
      |vpiName:
      \_Identifier: (A)
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiName:A
      |vpiFullName:work@gen_test9.A
      |vpiInternalScope:
      \_GenRegion: (work@gen_test9.A), line:6:25, endln:10:36
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiFullName:work@gen_test9.A
        |vpiInternalScope:
        \_Begin: (work@gen_test9.A.B), line:7:25, endln:9:28
          |vpiParent:
          \_GenRegion: (work@gen_test9.A), line:6:25, endln:10:36
          |vpiName:
          \_Identifier: (B)
            |vpiParent:
            \_Begin: (work@gen_test9.A.B), line:7:25, endln:9:28
            |vpiName:B
          |vpiFullName:work@gen_test9.A.B
          |vpiTypedef:
          \_LogicTypespec: 
            |vpiParent:
            \_Begin: (work@gen_test9.A.B), line:7:25, endln:9:28
            |vpiRange:
            \_Range: , line:8:38, endln:8:43
              |vpiParent:
              \_LogicTypespec: 
              |vpiLeftRange:
              \_Constant: , line:8:39, endln:8:40
                |vpiParent:
                \_Range: , line:8:38, endln:8:43
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:8:41, endln:8:42
                |vpiParent:
                \_Range: , line:8:38, endln:8:43
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiImportTypespec:
          \_LogicTypespec: 
        |vpiStmt:
        \_Begin: (work@gen_test9.A.B), line:7:25, endln:9:28
      |vpiInternalScope:
      \_GenRegion: (work@gen_test9.A), line:11:25, endln:15:36
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiFullName:work@gen_test9.A
        |vpiInternalScope:
        \_Begin: (work@gen_test9.A.C), line:12:25, endln:14:28
          |vpiParent:
          \_GenRegion: (work@gen_test9.A), line:11:25, endln:15:36
          |vpiName:
          \_Identifier: (C)
            |vpiParent:
            \_Begin: (work@gen_test9.A.C), line:12:25, endln:14:28
            |vpiName:C
          |vpiFullName:work@gen_test9.A.C
          |vpiTypedef:
          \_LogicTypespec: 
            |vpiParent:
            \_Begin: (work@gen_test9.A.C), line:12:25, endln:14:28
            |vpiRange:
            \_Range: , line:13:38, endln:13:43
              |vpiParent:
              \_LogicTypespec: 
              |vpiLeftRange:
              \_Constant: , line:13:39, endln:13:40
                |vpiParent:
                \_Range: , line:13:38, endln:13:43
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:13:41, endln:13:42
                |vpiParent:
                \_Range: , line:13:38, endln:13:43
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiImportTypespec:
          \_LogicTypespec: 
        |vpiStmt:
        \_Begin: (work@gen_test9.A.C), line:12:25, endln:14:28
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiRange:
        \_Range: , line:5:30, endln:5:35
          |vpiParent:
          \_LogicTypespec: 
          |vpiLeftRange:
          \_Constant: , line:5:31, endln:5:32
            |vpiParent:
            \_Range: , line:5:30, endln:5:35
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:5:33, endln:5:34
            |vpiParent:
            \_Range: , line:5:30, endln:5:35
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiImportTypespec:
      \_LogicNet: (work@gen_test9.A.B), line:16:36, endln:16:37
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiName:B
        |vpiFullName:work@gen_test9.A.B
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@gen_test9.A.C), line:16:50, endln:16:51
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiName:C
        |vpiFullName:work@gen_test9.A.C
        |vpiNetType:1
      |vpiStmt:
      \_GenRegion: (work@gen_test9.A), line:6:25, endln:10:36
      |vpiStmt:
      \_GenRegion: (work@gen_test9.A), line:11:25, endln:15:36
      |vpiStmt:
      \_ContAssign: , line:16:32, endln:16:53
        |vpiParent:
        \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiRhs:
        \_Operation: , line:16:36, endln:16:53
          |vpiParent:
          \_ContAssign: , line:16:32, endln:16:53
          |vpiOpType:30
          |vpiOperand:
          \_Operation: , line:16:36, endln:16:47
            |vpiParent:
            \_Operation: , line:16:36, endln:16:53
            |vpiOpType:30
            |vpiOperand:
            \_HierPath: (B.y), line:16:36, endln:16:39
              |vpiParent:
              \_Operation: , line:16:36, endln:16:47
              |vpiActual:
              \_RefObj: (B), line:16:36, endln:16:37
                |vpiParent:
                \_HierPath: (B.y), line:16:36, endln:16:39
                |vpiName:B
                |vpiActual:
                \_LogicNet: (work@gen_test9.A.B), line:16:36, endln:16:37
              |vpiActual:
              \_RefObj: (work@gen_test9.A.y), line:16:38, endln:16:39
                |vpiParent:
                \_HierPath: (B.y), line:16:36, endln:16:39
                |vpiName:y
                |vpiFullName:work@gen_test9.A.y
                |vpiActual:
                \_LogicNet: (work@gen_test9.y), line:8:44, endln:8:45
              |vpiName:B.y
            |vpiOperand:
            \_Constant: , line:16:42, endln:16:47
              |vpiParent:
              \_Operation: , line:16:36, endln:16:47
              |vpiDecompile:2'b11
              |vpiSize:2
              |BIN:11
              |vpiConstType:3
          |vpiOperand:
          \_HierPath: (C.z), line:16:50, endln:16:53
            |vpiParent:
            \_Operation: , line:16:36, endln:16:53
            |vpiActual:
            \_RefObj: (C), line:16:50, endln:16:51
              |vpiParent:
              \_HierPath: (C.z), line:16:50, endln:16:53
              |vpiName:C
              |vpiActual:
              \_LogicNet: (work@gen_test9.A.C), line:16:50, endln:16:51
            |vpiActual:
            \_RefObj: (work@gen_test9.A.z), line:16:52, endln:16:53
              |vpiParent:
              \_HierPath: (C.z), line:16:50, endln:16:53
              |vpiName:z
              |vpiFullName:work@gen_test9.A.z
              |vpiActual:
              \_LogicNet: (work@gen_test9.z), line:13:44, endln:13:45
            |vpiName:C.z
        |vpiLhs:
        \_RefObj: (work@gen_test9.A.x), line:16:32, endln:16:33
          |vpiParent:
          \_ContAssign: , line:16:32, endln:16:53
          |vpiName:x
          |vpiFullName:work@gen_test9.A.x
          |vpiActual:
          \_LogicNet: (work@gen_test9.x), line:5:36, endln:5:37
    |vpiStmt:
    \_Begin: (work@gen_test9.A), line:4:17, endln:17:20
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiRange:
    \_Range: , line:2:14, endln:2:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:15, endln:2:16
        |vpiParent:
        \_Range: , line:2:14, endln:2:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:17, endln:2:18
        |vpiParent:
        \_Range: , line:2:14, endln:2:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@gen_test9.w), line:2:20, endln:2:21
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@gen_test9.w), line:2:9, endln:2:13
      |vpiParent:
      \_LogicNet: (work@gen_test9.w), line:2:20, endln:2:21
      |vpiFullName:work@gen_test9.w
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@gen_test9.x), line:5:36, endln:5:37
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@gen_test9.x), line:5:25, endln:5:29
      |vpiParent:
      \_LogicNet: (work@gen_test9.x), line:5:36, endln:5:37
      |vpiFullName:work@gen_test9.x
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:x
    |vpiFullName:work@gen_test9.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@gen_test9.y), line:8:44, endln:8:45
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@gen_test9.y), line:8:33, endln:8:37
      |vpiParent:
      \_LogicNet: (work@gen_test9.y), line:8:44, endln:8:45
      |vpiFullName:work@gen_test9.y
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:y
    |vpiFullName:work@gen_test9.y
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@gen_test9.z), line:13:44, endln:13:45
    |vpiParent:
    \_Module: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@gen_test9.z), line:13:33, endln:13:37
      |vpiParent:
      \_LogicNet: (work@gen_test9.z), line:13:44, endln:13:45
      |vpiFullName:work@gen_test9.z
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:z
    |vpiFullName:work@gen_test9.z
    |vpiNetType:1
  |vpiDefName:work@gen_test9
  |vpiNet:
  \_LogicNet: (work@gen_test9.w), line:2:20, endln:2:21
  |vpiNet:
  \_LogicNet: (work@gen_test9.x), line:5:36, endln:5:37
  |vpiNet:
  \_LogicNet: (work@gen_test9.y), line:8:44, endln:8:45
  |vpiNet:
  \_LogicNet: (work@gen_test9.z), line:13:44, endln:13:45
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
