Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d7ebea06993d414db6f62b7bb1916f7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EE214_Proj4Req3_test_fixture_behav xil_defaultlib.EE214_Proj4Req3_test_fixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sw' [C:/EE214_Projects/EE214_Proj4/EE214_Proj4.srcs/sim_1/new/EE214_Proj4Req3_test_fixture.v:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RGB_led_G_10' [C:/EE214_Projects/EE214_Proj4/EE214_Proj4.srcs/sim_1/new/EE214_Proj4Req3_test_fixture.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RGB_led_R_11' [C:/EE214_Projects/EE214_Proj4/EE214_Proj4.srcs/sim_1/new/EE214_Proj4Req3_test_fixture.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EE214_Proj4Req3
Compiling module xil_defaultlib.EE214_Proj4Req3_test_fixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot EE214_Proj4Req3_test_fixture_behav
