TimeQuest Timing Analyzer report for animation
Tue Mar 12 10:57:21 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'currentState.indeterminate'
 13. Slow Model Setup: 'counter_Y[4]'
 14. Slow Model Setup: 'KEY[1]'
 15. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'KEY[1]'
 17. Slow Model Hold: 'counter_Y[4]'
 18. Slow Model Hold: 'currentState.indeterminate'
 19. Slow Model Hold: 'CLOCK_50'
 20. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'KEY[1]'
 22. Slow Model Minimum Pulse Width: 'counter_Y[4]'
 23. Slow Model Minimum Pulse Width: 'currentState.indeterminate'
 24. Slow Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Setup: 'currentState.indeterminate'
 37. Fast Model Setup: 'counter_Y[4]'
 38. Fast Model Setup: 'KEY[1]'
 39. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'KEY[1]'
 41. Fast Model Hold: 'counter_Y[4]'
 42. Fast Model Hold: 'currentState.indeterminate'
 43. Fast Model Hold: 'CLOCK_50'
 44. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 45. Fast Model Minimum Pulse Width: 'KEY[1]'
 46. Fast Model Minimum Pulse Width: 'counter_Y[4]'
 47. Fast Model Minimum Pulse Width: 'currentState.indeterminate'
 48. Fast Model Minimum Pulse Width: 'CLOCK_50'
 49. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; animation                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; counter_Y[4]                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { counter_Y[4] }                          ;
; currentState.indeterminate            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { currentState.indeterminate }            ;
; KEY[1]                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { KEY[1] }                                ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                                  ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; INF MHz    ; 132.77 MHz      ; KEY[1]                                ; limit due to hold check                               ;
; 130.84 MHz ; 130.84 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;                                                       ;
; 192.9 MHz  ; 161.6 MHz       ; currentState.indeterminate            ; limit due to hold check                               ;
; 295.33 MHz ; 172.77 MHz      ; counter_Y[4]                          ; limit due to hold check                               ;
; 316.06 MHz ; 200.0 MHz       ; CLOCK_50                              ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -7.912 ; -1507.902     ;
; currentState.indeterminate            ; -4.184 ; -27.682       ;
; counter_Y[4]                          ; -2.570 ; -13.044       ;
; KEY[1]                                ; 2.836  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 32.357 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -5.926 ; -17.306       ;
; counter_Y[4]                          ; -3.953 ; -22.340       ;
; currentState.indeterminate            ; -3.134 ; -29.230       ;
; CLOCK_50                              ; -0.083 ; -0.083        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -1.222 ; -1.222        ;
; counter_Y[4]                          ; 0.500  ; 0.000         ;
; currentState.indeterminate            ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                    ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.578     ; 6.799      ;
; -7.912 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.815      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.564     ; 6.808      ;
; -7.907 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.824      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg11  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg10  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg9   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg8   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg7   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg6   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg5   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg3   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg2   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg1   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0    ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.563     ; 6.787      ;
; -7.885 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.547     ; 6.803      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.560     ; 6.733      ;
; -7.828 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.544     ; 6.749      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.546     ; 6.742      ;
; -7.823 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.530     ; 6.758      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.578     ; 6.696      ;
; -7.809 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.562     ; 6.712      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.564     ; 6.705      ;
; -7.804 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.548     ; 6.721      ;
; -7.801 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg11  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.529     ; 6.737      ;
; -7.801 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg10  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -1.529     ; 6.737      ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'currentState.indeterminate'                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.184 ; counter_X[0]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.835     ; 2.209      ;
; -4.126 ; counter_X[1]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.834     ; 2.152      ;
; -4.056 ; counter_X[2]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.835     ; 2.081      ;
; -3.983 ; counter_X[3]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.835     ; 2.008      ;
; -2.534 ; counter_Y[0]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.001     ; 2.567      ;
; -2.412 ; counter_Y[1]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.017      ; 2.463      ;
; -2.392 ; counter_Y[2]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.001     ; 2.425      ;
; -2.386 ; counter_Y[0]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.018     ; 2.396      ;
; -2.377 ; counter_Y[0]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.017     ; 2.402      ;
; -2.350 ; counter_Y[0]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.183      ; 2.567      ;
; -2.330 ; counter_Y[0]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 2.330      ;
; -2.279 ; counter_Y[3]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.016      ; 2.329      ;
; -2.255 ; counter_Y[1]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 2.298      ;
; -2.235 ; counter_Y[2]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.017     ; 2.260      ;
; -2.228 ; counter_Y[1]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.201      ; 2.463      ;
; -2.208 ; counter_Y[2]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.183      ; 2.425      ;
; -2.208 ; counter_Y[1]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.018      ; 2.226      ;
; -2.202 ; counter_Y[0]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.166      ; 2.396      ;
; -2.193 ; counter_Y[0]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.167      ; 2.402      ;
; -2.146 ; counter_Y[0]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.184      ; 2.330      ;
; -2.095 ; counter_Y[3]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.200      ; 2.329      ;
; -2.071 ; counter_Y[1]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.185      ; 2.298      ;
; -2.051 ; counter_Y[2]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.167      ; 2.260      ;
; -2.024 ; counter_Y[1]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.202      ; 2.226      ;
; -1.979 ; counter_X[0]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 2.136      ;
; -1.975 ; counter_X[0]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.001     ; 2.130      ;
; -1.952 ; counter_Y[1]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.980      ;
; -1.921 ; counter_X[1]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 2.079      ;
; -1.906 ; counter_X[0]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 2.063      ;
; -1.876 ; counter_Y[2]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.876      ;
; -1.851 ; counter_X[2]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 2.008      ;
; -1.848 ; counter_X[1]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 2.006      ;
; -1.844 ; counter_Y[0]                                                                       ; counter_Y[0]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.878      ;
; -1.810 ; counter_Y[3]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.852      ;
; -1.768 ; counter_Y[1]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.184      ; 1.980      ;
; -1.692 ; counter_Y[2]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.184      ; 1.876      ;
; -1.688 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0] ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.465      ; 1.519      ;
; -1.660 ; counter_Y[0]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.184      ; 1.878      ;
; -1.626 ; counter_Y[3]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.184      ; 1.852      ;
; -1.605 ; counter_X[1]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.761      ;
; -1.524 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2] ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.466      ; 1.502      ;
; -1.510 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1] ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.462      ; 1.522      ;
; -1.508 ; counter_X[4]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.368      ;
; -1.466 ; counter_X[3]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.623      ;
; -1.466 ; counter_X[2]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.623      ;
; -1.445 ; counter_X[0]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.752      ;
; -1.390 ; currentState.erase                                                                 ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.620      ; 1.376      ;
; -1.243 ; currentState.erase                                                                 ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.621      ; 1.376      ;
; -1.226 ; currentState.erase                                                                 ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.617      ; 1.393      ;
; -0.726 ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 1.237      ; 1.323      ;
; -0.226 ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.237      ; 1.323      ;
; 0.004  ; plot_end                                                                           ; nextState.erase_357         ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.624      ; 1.263      ;
; 0.042  ; plot_end                                                                           ; nextState.plot_372          ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.619      ; 1.230      ;
; 0.077  ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; 0.500        ; 3.852      ; 2.918      ;
; 0.078  ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; 0.500        ; 3.847      ; 2.922      ;
; 0.577  ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; 1.000        ; 3.852      ; 2.918      ;
; 0.578  ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; 1.000        ; 3.847      ; 2.922      ;
; 0.794  ; counter_X[4]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.835      ; 1.198      ;
; 0.796  ; counter_X[4]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.835      ; 1.196      ;
; 0.804  ; counter_X[4]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.835      ; 1.338      ;
; 0.990  ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 3.071      ; 1.737      ;
; 1.018  ; counter_X[4]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.834      ; 0.972      ;
; 1.125  ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 3.072      ; 1.604      ;
; 1.125  ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 3.072      ; 1.604      ;
; 1.134  ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 3.072      ; 1.745      ;
; 1.490  ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 3.071      ; 1.737      ;
; 1.625  ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 3.072      ; 1.604      ;
; 1.625  ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 3.072      ; 1.604      ;
; 1.634  ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 3.072      ; 1.745      ;
; 1.987  ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; 0.500        ; 3.847      ; 1.263      ;
; 2.025  ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; 0.500        ; 3.852      ; 1.220      ;
; 2.140  ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 4.327      ; 1.721      ;
; 2.380  ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 4.328      ; 1.448      ;
; 2.397  ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 4.311      ; 1.456      ;
; 2.410  ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 4.328      ; 1.452      ;
; 2.487  ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 3.847      ; 1.263      ;
; 2.525  ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 3.852      ; 1.220      ;
; 2.606  ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 4.310      ; 1.232      ;
; 2.640  ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 4.327      ; 1.721      ;
; 2.738  ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; 0.500        ; 3.703      ; 0.859      ;
; 2.880  ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 4.328      ; 1.448      ;
; 2.897  ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 4.311      ; 1.456      ;
; 2.910  ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 4.328      ; 1.452      ;
; 3.106  ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 4.310      ; 1.232      ;
; 3.238  ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 3.703      ; 0.859      ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_Y[4]'                                                                                                                       ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; -2.570 ; counter_Y[0]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.202     ; 2.396      ;
; -2.561 ; counter_Y[0]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.201     ; 2.402      ;
; -2.514 ; counter_Y[0]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.184     ; 2.330      ;
; -2.439 ; counter_Y[1]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.183     ; 2.298      ;
; -2.419 ; counter_Y[2]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.201     ; 2.260      ;
; -2.392 ; counter_Y[1]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.166     ; 2.226      ;
; -2.386 ; counter_Y[0]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.018     ; 2.396      ;
; -2.377 ; counter_Y[0]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.017     ; 2.402      ;
; -2.330 ; counter_Y[0]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 2.330      ;
; -2.255 ; counter_Y[1]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.001      ; 2.298      ;
; -2.235 ; counter_Y[2]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.017     ; 2.260      ;
; -2.208 ; counter_Y[1]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.018      ; 2.226      ;
; -2.136 ; counter_Y[1]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.184     ; 1.980      ;
; -2.060 ; counter_Y[2]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.184     ; 1.876      ;
; -2.028 ; counter_Y[0]               ; counter_Y[0]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.184     ; 1.878      ;
; -1.994 ; counter_Y[3]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.184     ; 1.852      ;
; -1.952 ; counter_Y[1]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 1.980      ;
; -1.876 ; counter_Y[2]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 1.876      ;
; -1.844 ; counter_Y[0]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 1.878      ;
; -1.810 ; counter_Y[3]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 1.852      ;
; -1.741 ; currentState.erase         ; plot_end                    ; CLOCK_50                   ; counter_Y[4] ; 0.500        ; -0.345     ; 0.752      ;
; -1.630 ; currentState.erase         ; erase_end                   ; CLOCK_50                   ; counter_Y[4] ; 0.500        ; -0.430     ; 0.754      ;
; 0.863  ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 2.483      ; 1.263      ;
; 0.901  ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 2.478      ; 1.230      ;
; 0.936  ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; 0.500        ; 4.711      ; 2.918      ;
; 0.937  ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; 0.500        ; 4.706      ; 2.922      ;
; 1.436  ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; 1.000        ; 4.711      ; 2.918      ;
; 1.437  ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; 1.000        ; 4.706      ; 2.922      ;
; 2.196  ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 4.144      ; 1.448      ;
; 2.213  ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 4.127      ; 1.456      ;
; 2.226  ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 4.144      ; 1.452      ;
; 2.422  ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 4.126      ; 1.232      ;
; 2.696  ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 4.144      ; 1.448      ;
; 2.713  ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 4.127      ; 1.456      ;
; 2.726  ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 4.144      ; 1.452      ;
; 2.846  ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; 0.500        ; 4.706      ; 1.263      ;
; 2.884  ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; 0.500        ; 4.711      ; 1.220      ;
; 2.922  ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 4.126      ; 1.232      ;
; 3.346  ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; 4.706      ; 1.263      ;
; 3.384  ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; 4.711      ; 1.220      ;
; 3.597  ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; 0.500        ; 4.562      ; 0.859      ;
; 4.097  ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; 4.562      ; 0.859      ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                           ;
+-------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; 2.836 ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; KEY[1]      ; 1.000        ; 4.456      ; 1.263      ;
; 2.874 ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; KEY[1]      ; 1.000        ; 4.451      ; 1.230      ;
; 2.909 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; 0.500        ; 6.684      ; 2.918      ;
; 2.910 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; 0.500        ; 6.679      ; 2.922      ;
; 3.409 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; 1.000        ; 6.684      ; 2.918      ;
; 3.410 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; 1.000        ; 6.679      ; 2.922      ;
; 4.819 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; 0.500        ; 6.679      ; 1.263      ;
; 4.857 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; 0.500        ; 6.684      ; 1.220      ;
; 5.319 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; 1.000        ; 6.679      ; 1.263      ;
; 5.357 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; 1.000        ; 6.684      ; 1.220      ;
; 5.570 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; 0.500        ; 6.535      ; 0.859      ;
; 6.070 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; 1.000        ; 6.535      ; 0.859      ;
+-------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.697      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.626      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.093      ; 7.461      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.095      ; 7.390      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 7.346      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.298      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 7.275      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.251      ;
; 32.877 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.177      ;
; 32.877 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.177      ;
; 32.877 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.177      ;
; 32.877 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 7.177      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                             ;
+--------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; -5.926 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; 0.000        ; 6.535      ; 0.859      ;
; -5.714 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; 0.000        ; 6.684      ; 1.220      ;
; -5.666 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; 0.000        ; 6.679      ; 1.263      ;
; -5.426 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; -0.500       ; 6.535      ; 0.859      ;
; -5.214 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; -0.500       ; 6.684      ; 1.220      ;
; -5.166 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; -0.500       ; 6.679      ; 1.263      ;
; -3.766 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; 0.000        ; 6.684      ; 2.918      ;
; -3.757 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; 0.000        ; 6.679      ; 2.922      ;
; -3.266 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; -0.500       ; 6.684      ; 2.918      ;
; -3.257 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; -0.500       ; 6.679      ; 2.922      ;
; -3.221 ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; KEY[1]      ; 0.000        ; 4.451      ; 1.230      ;
; -3.193 ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; KEY[1]      ; 0.000        ; 4.456      ; 1.263      ;
+--------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_Y[4]'                                                                                                                        ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; -3.953 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; 4.562      ; 0.859      ;
; -3.741 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; 4.711      ; 1.220      ;
; -3.693 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; 4.706      ; 1.263      ;
; -3.453 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; -0.500       ; 4.562      ; 0.859      ;
; -3.241 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; -0.500       ; 4.711      ; 1.220      ;
; -3.193 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; -0.500       ; 4.706      ; 1.263      ;
; -2.894 ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 4.126      ; 1.232      ;
; -2.696 ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 4.144      ; 1.448      ;
; -2.692 ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 4.144      ; 1.452      ;
; -2.671 ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 4.127      ; 1.456      ;
; -2.394 ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 4.126      ; 1.232      ;
; -2.196 ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 4.144      ; 1.448      ;
; -2.192 ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 4.144      ; 1.452      ;
; -2.171 ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 4.127      ; 1.456      ;
; -1.793 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; 0.000        ; 4.711      ; 2.918      ;
; -1.784 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; 0.000        ; 4.706      ; 2.922      ;
; -1.293 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; -0.500       ; 4.711      ; 2.918      ;
; -1.284 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; -0.500       ; 4.706      ; 2.922      ;
; -1.248 ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 2.478      ; 1.230      ;
; -1.220 ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 2.483      ; 1.263      ;
; 1.597  ; currentState.erase         ; plot_end                    ; CLOCK_50                   ; counter_Y[4] ; -0.500       ; -0.345     ; 0.752      ;
; 1.684  ; currentState.erase         ; erase_end                   ; CLOCK_50                   ; counter_Y[4] ; -0.500       ; -0.430     ; 0.754      ;
; 1.852  ; counter_Y[3]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 1.852      ;
; 1.876  ; counter_Y[2]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 1.876      ;
; 1.878  ; counter_Y[0]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 1.878      ;
; 1.980  ; counter_Y[1]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 1.980      ;
; 2.036  ; counter_Y[3]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.184     ; 1.852      ;
; 2.060  ; counter_Y[2]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.184     ; 1.876      ;
; 2.062  ; counter_Y[0]               ; counter_Y[0]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.184     ; 1.878      ;
; 2.164  ; counter_Y[1]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.184     ; 1.980      ;
; 2.208  ; counter_Y[1]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.018      ; 2.226      ;
; 2.277  ; counter_Y[2]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.017     ; 2.260      ;
; 2.297  ; counter_Y[1]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.001      ; 2.298      ;
; 2.330  ; counter_Y[0]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 2.330      ;
; 2.392  ; counter_Y[1]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.166     ; 2.226      ;
; 2.414  ; counter_Y[0]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.018     ; 2.396      ;
; 2.419  ; counter_Y[0]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.017     ; 2.402      ;
; 2.461  ; counter_Y[2]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.201     ; 2.260      ;
; 2.481  ; counter_Y[1]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.183     ; 2.298      ;
; 2.514  ; counter_Y[0]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.184     ; 2.330      ;
; 2.598  ; counter_Y[0]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.202     ; 2.396      ;
; 2.603  ; counter_Y[0]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.201     ; 2.402      ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'currentState.indeterminate'                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.134 ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 4.327      ; 1.193      ;
; -3.094 ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 3.703      ; 0.859      ;
; -3.078 ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 4.310      ; 1.232      ;
; -2.882 ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 3.852      ; 1.220      ;
; -2.880 ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 4.328      ; 1.448      ;
; -2.876 ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 4.328      ; 1.452      ;
; -2.855 ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 4.311      ; 1.456      ;
; -2.834 ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 3.847      ; 1.263      ;
; -2.634 ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 4.327      ; 1.193      ;
; -2.594 ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; -0.500       ; 3.703      ; 0.859      ;
; -2.578 ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 4.310      ; 1.232      ;
; -2.382 ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; -0.500       ; 3.852      ; 1.220      ;
; -2.380 ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 4.328      ; 1.448      ;
; -2.376 ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 4.328      ; 1.452      ;
; -2.355 ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 4.311      ; 1.456      ;
; -2.334 ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; -0.500       ; 3.847      ; 1.263      ;
; -1.468 ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 3.072      ; 1.604      ;
; -1.468 ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 3.072      ; 1.604      ;
; -1.334 ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 3.071      ; 1.737      ;
; -1.327 ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 3.072      ; 1.745      ;
; -0.968 ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 3.072      ; 1.604      ;
; -0.968 ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 3.072      ; 1.604      ;
; -0.934 ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; 0.000        ; 3.852      ; 2.918      ;
; -0.925 ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; 0.000        ; 3.847      ; 2.922      ;
; -0.862 ; counter_X[4]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.834      ; 0.972      ;
; -0.834 ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 3.071      ; 1.737      ;
; -0.827 ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 3.072      ; 1.745      ;
; -0.639 ; counter_X[4]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.835      ; 1.196      ;
; -0.637 ; counter_X[4]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.835      ; 1.198      ;
; -0.497 ; counter_X[4]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.835      ; 1.338      ;
; -0.434 ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; -0.500       ; 3.852      ; 2.918      ;
; -0.425 ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; -0.500       ; 3.847      ; 2.922      ;
; -0.389 ; plot_end                                                                           ; nextState.plot_372          ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.619      ; 1.230      ;
; -0.361 ; plot_end                                                                           ; nextState.erase_357         ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.624      ; 1.263      ;
; 0.086  ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.237      ; 1.323      ;
; 0.586  ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 1.237      ; 1.323      ;
; 1.068  ; counter_X[4]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.068      ;
; 1.255  ; currentState.erase                                                                 ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.621      ; 1.376      ;
; 1.256  ; currentState.erase                                                                 ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.620      ; 1.376      ;
; 1.276  ; currentState.erase                                                                 ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.617      ; 1.393      ;
; 1.536  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2] ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.466      ; 1.502      ;
; 1.554  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0] ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.465      ; 1.519      ;
; 1.560  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1] ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.462      ; 1.522      ;
; 1.623  ; counter_X[2]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.623      ;
; 1.623  ; counter_X[3]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.623      ;
; 1.668  ; counter_Y[3]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.184      ; 1.852      ;
; 1.692  ; counter_Y[2]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.184      ; 1.876      ;
; 1.694  ; counter_Y[0]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.184      ; 1.878      ;
; 1.752  ; counter_X[0]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.752      ;
; 1.761  ; counter_X[1]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.761      ;
; 1.796  ; counter_Y[1]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.184      ; 1.980      ;
; 1.852  ; counter_Y[3]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.852      ;
; 1.876  ; counter_Y[2]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.876      ;
; 1.878  ; counter_Y[0]                                                                       ; counter_Y[0]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.878      ;
; 1.980  ; counter_Y[1]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.980      ;
; 2.005  ; counter_X[1]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 2.006      ;
; 2.008  ; counter_X[2]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 2.008      ;
; 2.024  ; counter_Y[1]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.202      ; 2.226      ;
; 2.063  ; counter_X[0]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 2.063      ;
; 2.078  ; counter_X[1]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 2.079      ;
; 2.093  ; counter_Y[2]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.167      ; 2.260      ;
; 2.113  ; counter_Y[1]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.185      ; 2.298      ;
; 2.129  ; counter_Y[3]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.200      ; 2.329      ;
; 2.131  ; counter_X[0]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.001     ; 2.130      ;
; 2.136  ; counter_X[0]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 2.136      ;
; 2.146  ; counter_Y[0]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.184      ; 2.330      ;
; 2.208  ; counter_Y[1]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.018      ; 2.226      ;
; 2.230  ; counter_Y[0]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.166      ; 2.396      ;
; 2.235  ; counter_Y[0]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.167      ; 2.402      ;
; 2.242  ; counter_Y[2]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.183      ; 2.425      ;
; 2.262  ; counter_Y[1]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.201      ; 2.463      ;
; 2.277  ; counter_Y[2]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.017     ; 2.260      ;
; 2.297  ; counter_Y[1]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 2.298      ;
; 2.313  ; counter_Y[3]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.016      ; 2.329      ;
; 2.330  ; counter_Y[0]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 2.330      ;
; 2.384  ; counter_Y[0]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.183      ; 2.567      ;
; 2.414  ; counter_Y[0]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.018     ; 2.396      ;
; 2.419  ; counter_Y[0]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.017     ; 2.402      ;
; 2.426  ; counter_Y[2]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.001     ; 2.425      ;
; 2.446  ; counter_Y[1]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.017      ; 2.463      ;
; 2.568  ; counter_Y[0]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.001     ; 2.567      ;
; 3.843  ; counter_X[3]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.835     ; 2.008      ;
; 3.916  ; counter_X[2]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.835     ; 2.081      ;
; 3.986  ; counter_X[1]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.834     ; 2.152      ;
; 4.044  ; counter_X[0]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.835     ; 2.209      ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.083 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.758      ; 3.159      ;
; 0.209  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.751      ; 3.444      ;
; 0.210  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.765      ; 3.459      ;
; 0.214  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.770      ; 3.468      ;
; 0.218  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.774      ; 3.476      ;
; 0.220  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.778      ; 3.482      ;
; 0.225  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.758      ; 3.217      ;
; 0.228  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.759      ; 3.471      ;
; 0.238  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.751      ; 3.473      ;
; 0.239  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.766      ; 3.489      ;
; 0.244  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.741      ; 3.469      ;
; 0.417  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.758      ; 3.159      ;
; 0.489  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.758      ; 3.481      ;
; 0.493  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.765      ; 3.492      ;
; 0.504  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 3.489      ;
; 0.505  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.781      ; 3.770      ;
; 0.506  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.770      ; 3.510      ;
; 0.508  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 2.780      ; 3.772      ;
; 0.522  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.774      ; 3.530      ;
; 0.524  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.778      ; 3.536      ;
; 0.540  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.741      ; 3.515      ;
; 0.542  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 3.527      ;
; 0.550  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.759      ; 3.543      ;
; 0.605  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.758      ; 3.597      ;
; 0.709  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.751      ; 3.444      ;
; 0.710  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.765      ; 3.459      ;
; 0.714  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.770      ; 3.468      ;
; 0.718  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.774      ; 3.476      ;
; 0.720  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.778      ; 3.482      ;
; 0.725  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.758      ; 3.217      ;
; 0.728  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.759      ; 3.471      ;
; 0.738  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.751      ; 3.473      ;
; 0.739  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.766      ; 3.489      ;
; 0.741  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.758      ; 3.733      ;
; 0.744  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.741      ; 3.469      ;
; 0.761  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.765      ; 3.760      ;
; 0.767  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.770      ; 3.771      ;
; 0.768  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.780      ; 3.782      ;
; 0.768  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.778      ; 3.780      ;
; 0.769  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 3.754      ;
; 0.774  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.781      ; 3.789      ;
; 0.775  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.774      ; 3.783      ;
; 0.793  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 3.778      ;
; 0.794  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.759      ; 3.787      ;
; 0.797  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.741      ; 3.772      ;
; 0.806  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.766      ; 3.806      ;
; 0.844  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.765      ; 3.843      ;
; 0.865  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.521      ; 2.120      ;
; 0.867  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.770      ; 3.871      ;
; 0.874  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 3.859      ;
; 0.890  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.759      ; 3.883      ;
; 0.891  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.741      ; 3.866      ;
; 0.910  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 3.895      ;
; 0.938  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a13~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.756      ; 3.928      ;
; 0.989  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.758      ; 3.481      ;
; 0.993  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.765      ; 3.492      ;
; 1.004  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.751      ; 3.489      ;
; 1.005  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.781      ; 3.770      ;
; 1.006  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.770      ; 3.510      ;
; 1.008  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 2.780      ; 3.772      ;
; 1.022  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.774      ; 3.530      ;
; 1.024  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.778      ; 3.536      ;
; 1.033  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 4.018      ;
; 1.034  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.765      ; 4.033      ;
; 1.038  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.770      ; 4.042      ;
; 1.040  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.741      ; 3.515      ;
; 1.042  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.774      ; 4.050      ;
; 1.042  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.751      ; 3.527      ;
; 1.044  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.778      ; 4.056      ;
; 1.050  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.759      ; 3.543      ;
; 1.052  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.759      ; 4.045      ;
; 1.062  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.751      ; 4.047      ;
; 1.063  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.766      ; 4.063      ;
; 1.068  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.741      ; 4.043      ;
; 1.069  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.780      ; 4.083      ;
; 1.073  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.766      ; 4.073      ;
; 1.083  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.781      ; 4.098      ;
; 1.105  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.758      ; 3.597      ;
; 1.132  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.778      ; 4.144      ;
; 1.146  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.780      ; 4.160      ;
; 1.151  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.774      ; 4.159      ;
; 1.157  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.514      ; 2.405      ;
; 1.164  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.766      ; 4.164      ;
; 1.166  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.781      ; 4.181      ;
; 1.166  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.528      ; 2.428      ;
; 1.169  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.504      ; 2.407      ;
; 1.170  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.533      ; 2.437      ;
; 1.177  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.514      ; 2.425      ;
; 1.178  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a13~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.756      ; 4.168      ;
; 1.181  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.537      ; 2.452      ;
; 1.201  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.541      ; 2.476      ;
; 1.210  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a14~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.763      ; 4.207      ;
; 1.241  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.758      ; 3.733      ;
; 1.242  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 2.748      ; 4.224      ;
; 1.261  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.765      ; 3.760      ;
; 1.267  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.770      ; 3.771      ;
; 1.268  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.780      ; 3.782      ;
; 1.268  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.778      ; 3.780      ;
; 1.269  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.751      ; 3.754      ;
; 1.274  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 2.781      ; 3.789      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.656 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.928      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.945      ;
; 0.730 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.994      ;
; 0.803 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.807 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.823 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.087      ;
; 0.829 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.832 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.858 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.122      ;
; 0.861 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.867 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.913 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.183      ;
; 0.939 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.236      ;
; 0.946 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.243      ;
; 0.952 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.249      ;
; 0.971 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.971 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.997 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.264      ;
; 1.009 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.079 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.338      ;
; 1.100 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.366      ;
; 1.100 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.366      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.190 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.456      ;
; 1.215 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.217 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.522      ;
; 1.227 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.539      ;
; 1.234 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.539      ;
; 1.234 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.546      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.513      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.560      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.536      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.538      ;
; 1.253 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.261 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.565      ;
; 1.261 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.264 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.561      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.572      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.579      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.579      ;
; 1.274 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.571      ;
; 1.283 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.549      ;
; 1.286 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.552      ;
; 1.328 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.594      ;
; 1.332 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.598      ;
; 1.354 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.620      ;
; 1.357 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.619      ;
; 1.395 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.661      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.428 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.453 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.714      ;
; 1.453 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.714      ;
; 1.454 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.715      ;
; 1.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.716      ;
; 1.466 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.732      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.494 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.760      ;
; 1.499 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.765      ;
; 1.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.777      ;
; 1.530 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.835      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.807      ;
; 1.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.811      ;
; 1.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.860      ;
; 1.554 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.851      ;
; 1.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.876      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.877      ;
; 1.565 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.881      ;
; 1.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 1.890      ;
; 1.573 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.893      ;
; 1.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.861      ;
; 1.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.839      ;
; 1.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.843      ;
; 1.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.843      ;
; 1.583 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.849      ;
; 1.583 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.844      ;
; 1.584 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.845      ;
; 1.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.910      ;
; 1.599 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.861      ;
; 1.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.878      ;
; 1.621 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.887      ;
; 1.621 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.887      ;
; 1.623 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.889      ;
; 1.644 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.903      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~0|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~0|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.erase_357               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.erase_357               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.erase_357|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.erase_357|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.indeterminate_387       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.indeterminate_387       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.plot_372                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.plot_372                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.plot_372|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.plot_372|datac          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_Y[4]'                                                                           ;
+-------+--------------+----------------+------------------+--------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector19~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector19~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector19~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector19~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1|datab                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1|datab                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector7~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector7~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector7~0|datab                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector7~0|datab                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[3]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[3]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[4]|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[4]|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[4]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[4]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; erase_end                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; erase_end                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; erase_end|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; erase_end|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; nextState.erase_357               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; nextState.erase_357               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; nextState.erase_357|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; nextState.erase_357|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; nextState.indeterminate_387       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; nextState.indeterminate_387       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; nextState.plot_372                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; nextState.plot_372                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; nextState.plot_372|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; nextState.plot_372|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; plot_end                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; plot_end                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; plot_end|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; plot_end|datac                    ;
+-------+--------------+----------------+------------------+--------------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'currentState.indeterminate'                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+----------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; color_er_or_plot[0]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; color_er_or_plot[0]                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; color_er_or_plot[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; color_er_or_plot[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; color_er_or_plot[1]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; color_er_or_plot[1]                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; color_er_or_plot[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; color_er_or_plot[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; color_er_or_plot[2]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; color_er_or_plot[2]                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; color_er_or_plot[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; color_er_or_plot[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[0]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[0]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[1]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[1]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[4]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[4]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[1]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[1]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[3]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[3]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; currentState.indeterminate|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; currentState.indeterminate|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; nextState.erase_357                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; nextState.erase_357                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; nextState.erase_357|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; nextState.erase_357|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; nextState.indeterminate_387                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; nextState.indeterminate_387                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; nextState.indeterminate_387|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; nextState.indeterminate_387|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; nextState.plot_372                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; nextState.plot_372                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; nextState.plot_372|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; nextState.plot_372|datac                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg1                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg1                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg2                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg2                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg3                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg3                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg4                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg4                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg5                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg5                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg6                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg6                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg7                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg7                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg1                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg1                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg2                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg2                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a1~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a1~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a2~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a2~porta_memory_reg0                          ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; SW[*]     ; CLOCK_50                   ; 10.298 ; 10.298 ; Rise       ; CLOCK_50                   ;
;  SW[0]    ; CLOCK_50                   ; 5.445  ; 5.445  ; Rise       ; CLOCK_50                   ;
;  SW[1]    ; CLOCK_50                   ; 5.448  ; 5.448  ; Rise       ; CLOCK_50                   ;
;  SW[2]    ; CLOCK_50                   ; 9.551  ; 9.551  ; Rise       ; CLOCK_50                   ;
;  SW[3]    ; CLOCK_50                   ; 9.227  ; 9.227  ; Rise       ; CLOCK_50                   ;
;  SW[4]    ; CLOCK_50                   ; 9.428  ; 9.428  ; Rise       ; CLOCK_50                   ;
;  SW[5]    ; CLOCK_50                   ; 9.304  ; 9.304  ; Rise       ; CLOCK_50                   ;
;  SW[6]    ; CLOCK_50                   ; 10.256 ; 10.256 ; Rise       ; CLOCK_50                   ;
;  SW[7]    ; CLOCK_50                   ; 10.298 ; 10.298 ; Rise       ; CLOCK_50                   ;
;  SW[8]    ; CLOCK_50                   ; 10.020 ; 10.020 ; Rise       ; CLOCK_50                   ;
;  SW[9]    ; CLOCK_50                   ; 9.828  ; 9.828  ; Rise       ; CLOCK_50                   ;
;  SW[10]   ; CLOCK_50                   ; 9.761  ; 9.761  ; Rise       ; CLOCK_50                   ;
;  SW[11]   ; CLOCK_50                   ; 9.854  ; 9.854  ; Rise       ; CLOCK_50                   ;
; KEY[*]    ; KEY[1]                     ; -2.409 ; -2.409 ; Fall       ; KEY[1]                     ;
;  KEY[1]   ; KEY[1]                     ; -2.409 ; -2.409 ; Fall       ; KEY[1]                     ;
; KEY[*]    ; counter_Y[4]               ; -0.436 ; -0.436 ; Fall       ; counter_Y[4]               ;
;  KEY[1]   ; counter_Y[4]               ; -0.436 ; -0.436 ; Fall       ; counter_Y[4]               ;
; KEY[*]    ; currentState.indeterminate ; 0.423  ; 0.423  ; Fall       ; currentState.indeterminate ;
;  KEY[1]   ; currentState.indeterminate ; 0.423  ; 0.423  ; Fall       ; currentState.indeterminate ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; SW[*]     ; CLOCK_50                   ; -0.609 ; -0.609 ; Rise       ; CLOCK_50                   ;
;  SW[0]    ; CLOCK_50                   ; -0.609 ; -0.609 ; Rise       ; CLOCK_50                   ;
;  SW[1]    ; CLOCK_50                   ; -0.712 ; -0.712 ; Rise       ; CLOCK_50                   ;
;  SW[2]    ; CLOCK_50                   ; -5.187 ; -5.187 ; Rise       ; CLOCK_50                   ;
;  SW[3]    ; CLOCK_50                   ; -4.661 ; -4.661 ; Rise       ; CLOCK_50                   ;
;  SW[4]    ; CLOCK_50                   ; -4.983 ; -4.983 ; Rise       ; CLOCK_50                   ;
;  SW[5]    ; CLOCK_50                   ; -5.925 ; -5.925 ; Rise       ; CLOCK_50                   ;
;  SW[6]    ; CLOCK_50                   ; -6.032 ; -6.032 ; Rise       ; CLOCK_50                   ;
;  SW[7]    ; CLOCK_50                   ; -5.818 ; -5.818 ; Rise       ; CLOCK_50                   ;
;  SW[8]    ; CLOCK_50                   ; -6.240 ; -6.240 ; Rise       ; CLOCK_50                   ;
;  SW[9]    ; CLOCK_50                   ; -6.299 ; -6.299 ; Rise       ; CLOCK_50                   ;
;  SW[10]   ; CLOCK_50                   ; -6.290 ; -6.290 ; Rise       ; CLOCK_50                   ;
;  SW[11]   ; CLOCK_50                   ; -6.481 ; -6.481 ; Rise       ; CLOCK_50                   ;
; KEY[*]    ; KEY[1]                     ; 3.766  ; 3.766  ; Fall       ; KEY[1]                     ;
;  KEY[1]   ; KEY[1]                     ; 3.766  ; 3.766  ; Fall       ; KEY[1]                     ;
; KEY[*]    ; counter_Y[4]               ; 1.793  ; 1.793  ; Fall       ; counter_Y[4]               ;
;  KEY[1]   ; counter_Y[4]               ; 1.793  ; 1.793  ; Fall       ; counter_Y[4]               ;
; KEY[*]    ; currentState.indeterminate ; 0.934  ; 0.934  ; Fall       ; currentState.indeterminate ;
;  KEY[1]   ; currentState.indeterminate ; 0.934  ; 0.934  ; Fall       ; currentState.indeterminate ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 7.400 ; 7.400 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.906 ; 6.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.906 ; 6.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 7.163 ; 7.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 7.223 ; 7.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 7.213 ; 7.213 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 7.400 ; 7.400 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 7.400 ; 7.400 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 7.395 ; 7.395 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 7.395 ; 7.395 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.815 ; 4.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.614 ; 7.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.614 ; 7.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.614 ; 7.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.604 ; 7.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.604 ; 7.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.593 ; 7.593 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.362 ; 7.362 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.362 ; 7.362 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.819 ; 4.819 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 7.590 ; 7.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 7.590 ; 7.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.327 ; 7.327 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.311 ; 7.311 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.311 ; 7.311 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.463 ; 5.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.453 ; 5.453 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.523 ; 5.523 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.513 ; 5.513 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.700 ; 5.700 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.700 ; 5.700 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.695 ; 5.695 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.695 ; 5.695 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.815 ; 4.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.028 ; 5.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.280 ; 5.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.280 ; 5.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.270 ; 5.270 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.270 ; 5.270 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.279 ; 5.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.279 ; 5.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.239 ; 5.239 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.259 ; 5.259 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.028 ; 5.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.028 ; 5.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.819 ; 4.819 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.766 ; 5.766 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.746 ; 5.746 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.746 ; 5.746 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.747 ; 5.747 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.747 ; 5.747 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.757 ; 5.757 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.503 ; 5.503 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.513 ; 5.513 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -3.082 ; -575.818      ;
; currentState.indeterminate            ; -1.584 ; -5.866        ;
; counter_Y[4]                          ; -0.798 ; -3.356        ;
; KEY[1]                                ; 1.931  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.549 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -3.175 ; -9.326        ;
; counter_Y[4]                          ; -2.120 ; -12.344       ;
; currentState.indeterminate            ; -1.757 ; -17.396       ;
; CLOCK_50                              ; -0.503 ; -12.050       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -1.222 ; -1.222        ;
; counter_Y[4]                          ; 0.500  ; 0.000         ;
; currentState.indeterminate            ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                    ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.558     ; 3.023      ;
; -3.082 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.556     ; 3.025      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.546     ; 3.031      ;
; -3.078 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.033      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg11  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg10  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg9   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg8   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg7   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg6   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg5   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg3   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg2   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg1   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0    ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 3.020      ;
; -3.065 ; counter_Y[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.542     ; 3.022      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.546     ; 2.991      ;
; -3.038 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.544     ; 2.993      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.534     ; 2.999      ;
; -3.034 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 3.001      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg11  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg10  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg9   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg8   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg7   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg6   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg5   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg3   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg2   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg1   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0    ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.532     ; 2.988      ;
; -3.021 ; counter_Y[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.530     ; 2.990      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.557     ; 2.962      ;
; -3.020 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.555     ; 2.964      ;
; -3.016 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.543     ; 2.972      ;
; -3.016 ; counter_Y[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; currentState.indeterminate ; CLOCK_50    ; 0.500        ; -0.543     ; 2.972      ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'currentState.indeterminate'                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.584 ; counter_X[0]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.154     ; 0.942      ;
; -1.557 ; counter_X[1]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.154     ; 0.915      ;
; -1.523 ; counter_X[2]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.154     ; 0.881      ;
; -1.487 ; counter_X[3]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -1.155     ; 0.844      ;
; -0.620 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0] ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.071      ; 0.717      ;
; -0.541 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1] ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.068      ; 0.717      ;
; -0.538 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2] ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.072      ; 0.705      ;
; -0.498 ; counter_Y[0]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.001     ; 1.098      ;
; -0.441 ; counter_Y[1]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.011      ; 1.053      ;
; -0.438 ; counter_Y[2]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 1.039      ;
; -0.421 ; counter_Y[0]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.012     ; 1.006      ;
; -0.403 ; counter_Y[0]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.011     ; 0.996      ;
; -0.388 ; counter_Y[0]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.109      ; 1.098      ;
; -0.380 ; counter_Y[3]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.010      ; 0.991      ;
; -0.372 ; counter_Y[0]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.001     ; 0.960      ;
; -0.346 ; counter_Y[1]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 0.951      ;
; -0.343 ; counter_Y[2]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; -0.010     ; 0.937      ;
; -0.331 ; counter_Y[1]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.121      ; 1.053      ;
; -0.328 ; counter_Y[2]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.110      ; 1.039      ;
; -0.315 ; counter_Y[1]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.011      ; 0.915      ;
; -0.311 ; counter_Y[0]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.098      ; 1.006      ;
; -0.293 ; counter_Y[0]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.099      ; 0.996      ;
; -0.270 ; counter_Y[3]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.120      ; 0.991      ;
; -0.262 ; currentState.erase                                                                 ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.375      ; 0.663      ;
; -0.262 ; counter_Y[0]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.109      ; 0.960      ;
; -0.261 ; counter_Y[1]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.858      ;
; -0.245 ; counter_X[0]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.893      ;
; -0.236 ; counter_Y[1]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.111      ; 0.951      ;
; -0.235 ; counter_X[0]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 0.885      ;
; -0.233 ; counter_Y[2]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.100      ; 0.937      ;
; -0.209 ; counter_Y[2]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.798      ;
; -0.208 ; counter_X[1]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 0.858      ;
; -0.205 ; counter_Y[1]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.121      ; 0.915      ;
; -0.199 ; counter_X[0]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.848      ;
; -0.190 ; currentState.erase                                                                 ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.372      ; 0.670      ;
; -0.190 ; currentState.erase                                                                 ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; 0.500        ; 0.376      ; 0.661      ;
; -0.188 ; counter_Y[0]                                                                       ; counter_Y[0]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.789      ;
; -0.182 ; counter_Y[3]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.786      ;
; -0.174 ; counter_X[2]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.001      ; 0.824      ;
; -0.172 ; counter_X[1]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.821      ;
; -0.151 ; counter_Y[1]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.110      ; 0.858      ;
; -0.115 ; counter_X[1]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.763      ;
; -0.099 ; counter_Y[2]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.110      ; 0.798      ;
; -0.086 ; counter_X[4]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.598      ;
; -0.078 ; counter_Y[0]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.110      ; 0.789      ;
; -0.072 ; counter_Y[3]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.110      ; 0.786      ;
; -0.035 ; counter_X[3]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.684      ;
; -0.035 ; counter_X[2]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.684      ;
; -0.022 ; counter_X[0]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 0.000      ; 0.743      ;
; 0.017  ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 0.582      ; 0.577      ;
; 0.487  ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; 0.500        ; 2.070      ; 1.508      ;
; 0.492  ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; 0.500        ; 2.069      ; 1.509      ;
; 0.517  ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 0.582      ; 0.577      ;
; 0.975  ; plot_end                                                                           ; nextState.erase_357         ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.091      ; 0.541      ;
; 0.977  ; plot_end                                                                           ; nextState.plot_372          ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.090      ; 0.545      ;
; 0.987  ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; 1.000        ; 2.070      ; 1.508      ;
; 0.992  ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; 1.000        ; 2.069      ; 1.509      ;
; 1.106  ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 1.736      ; 0.778      ;
; 1.191  ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 1.737      ; 0.695      ;
; 1.192  ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 1.736      ; 0.693      ;
; 1.195  ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 1.736      ; 0.762      ;
; 1.272  ; counter_X[4]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.155      ; 0.532      ;
; 1.273  ; counter_X[4]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.154      ; 0.530      ;
; 1.278  ; counter_X[4]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.154      ; 0.597      ;
; 1.390  ; counter_X[4]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 1.154      ; 0.412      ;
; 1.558  ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; 0.500        ; 2.069      ; 0.584      ;
; 1.562  ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; 0.500        ; 2.070      ; 0.574      ;
; 1.606  ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.736      ; 0.778      ;
; 1.617  ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 2.277      ; 0.761      ;
; 1.691  ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.737      ; 0.695      ;
; 1.692  ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.736      ; 0.693      ;
; 1.695  ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 1.736      ; 0.762      ;
; 1.722  ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 2.277      ; 0.644      ;
; 1.723  ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 2.267      ; 0.648      ;
; 1.734  ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 2.278      ; 0.645      ;
; 1.835  ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.500        ; 2.266      ; 0.528      ;
; 1.877  ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; 0.500        ; 2.009      ; 0.419      ;
; 2.058  ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 2.069      ; 0.584      ;
; 2.062  ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 2.070      ; 0.574      ;
; 2.117  ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 2.277      ; 0.761      ;
; 2.222  ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 2.277      ; 0.644      ;
; 2.223  ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 2.267      ; 0.648      ;
; 2.234  ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 2.278      ; 0.645      ;
; 2.335  ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 1.000        ; 2.266      ; 0.528      ;
; 2.377  ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; 1.000        ; 2.009      ; 0.419      ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_Y[4]'                                                                                                                       ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; -0.798 ; currentState.erase         ; plot_end                    ; CLOCK_50                   ; counter_Y[4] ; 0.500        ; -0.432     ; 0.376      ;
; -0.734 ; currentState.erase         ; erase_end                   ; CLOCK_50                   ; counter_Y[4] ; 0.500        ; -0.464     ; 0.378      ;
; -0.531 ; counter_Y[0]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.122     ; 1.006      ;
; -0.513 ; counter_Y[0]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.121     ; 0.996      ;
; -0.482 ; counter_Y[0]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.111     ; 0.960      ;
; -0.456 ; counter_Y[1]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.109     ; 0.951      ;
; -0.453 ; counter_Y[2]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.120     ; 0.937      ;
; -0.425 ; counter_Y[1]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.099     ; 0.915      ;
; -0.421 ; counter_Y[0]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.012     ; 1.006      ;
; -0.403 ; counter_Y[0]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.011     ; 0.996      ;
; -0.372 ; counter_Y[0]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.001     ; 0.960      ;
; -0.371 ; counter_Y[1]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.110     ; 0.858      ;
; -0.346 ; counter_Y[1]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.001      ; 0.951      ;
; -0.343 ; counter_Y[2]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; -0.010     ; 0.937      ;
; -0.319 ; counter_Y[2]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.110     ; 0.798      ;
; -0.315 ; counter_Y[1]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.011      ; 0.915      ;
; -0.298 ; counter_Y[0]               ; counter_Y[0]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.110     ; 0.789      ;
; -0.292 ; counter_Y[3]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; -0.110     ; 0.786      ;
; -0.261 ; counter_Y[1]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 0.858      ;
; -0.209 ; counter_Y[2]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 0.798      ;
; -0.188 ; counter_Y[0]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 0.789      ;
; -0.182 ; counter_Y[3]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 0.000      ; 0.786      ;
; 0.876  ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; 0.500        ; 2.459      ; 1.508      ;
; 0.881  ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; 0.500        ; 2.458      ; 1.509      ;
; 1.364  ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 1.480      ; 0.541      ;
; 1.366  ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 1.479      ; 0.545      ;
; 1.376  ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; 1.000        ; 2.459      ; 1.508      ;
; 1.381  ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; 1.000        ; 2.458      ; 1.509      ;
; 1.612  ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 2.167      ; 0.644      ;
; 1.613  ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 2.157      ; 0.648      ;
; 1.624  ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 2.168      ; 0.645      ;
; 1.725  ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.500        ; 2.156      ; 0.528      ;
; 1.947  ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; 0.500        ; 2.458      ; 0.584      ;
; 1.951  ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; 0.500        ; 2.459      ; 0.574      ;
; 2.112  ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 2.167      ; 0.644      ;
; 2.113  ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 2.157      ; 0.648      ;
; 2.124  ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 2.168      ; 0.645      ;
; 2.225  ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 1.000        ; 2.156      ; 0.528      ;
; 2.266  ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; 0.500        ; 2.398      ; 0.419      ;
; 2.447  ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; 2.458      ; 0.584      ;
; 2.451  ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; 2.459      ; 0.574      ;
; 2.766  ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; 1.000        ; 2.398      ; 0.419      ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                           ;
+-------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; 1.931 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; 0.500        ; 3.514      ; 1.508      ;
; 1.936 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; 0.500        ; 3.513      ; 1.509      ;
; 2.419 ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; KEY[1]      ; 1.000        ; 2.535      ; 0.541      ;
; 2.421 ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; KEY[1]      ; 1.000        ; 2.534      ; 0.545      ;
; 2.431 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; 1.000        ; 3.514      ; 1.508      ;
; 2.436 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; 1.000        ; 3.513      ; 1.509      ;
; 3.002 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; 0.500        ; 3.513      ; 0.584      ;
; 3.006 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; 0.500        ; 3.514      ; 0.574      ;
; 3.321 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; 0.500        ; 3.453      ; 0.419      ;
; 3.502 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; 1.000        ; 3.513      ; 0.584      ;
; 3.506 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; 1.000        ; 3.514      ; 0.574      ;
; 3.821 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; 1.000        ; 3.453      ; 0.419      ;
+-------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.544      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.587 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.508      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.096      ; 3.429      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.697 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.387      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.098      ; 3.393      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.361      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.735 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.351      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.348      ;
; 36.782 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.311      ;
; 36.782 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.311      ;
; 36.782 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.311      ;
; 36.782 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.094      ; 3.311      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                             ;
+--------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; -3.175 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; 0.000        ; 3.453      ; 0.419      ;
; -3.081 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; 0.000        ; 3.514      ; 0.574      ;
; -3.070 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; 0.000        ; 3.513      ; 0.584      ;
; -2.675 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; KEY[1]      ; -0.500       ; 3.453      ; 0.419      ;
; -2.581 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; KEY[1]      ; -0.500       ; 3.514      ; 0.574      ;
; -2.570 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; KEY[1]      ; -0.500       ; 3.513      ; 0.584      ;
; -2.006 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; 0.000        ; 3.514      ; 1.508      ;
; -2.004 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; 0.000        ; 3.513      ; 1.509      ;
; -1.994 ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; KEY[1]      ; 0.000        ; 2.535      ; 0.541      ;
; -1.989 ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; KEY[1]      ; 0.000        ; 2.534      ; 0.545      ;
; -1.506 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; KEY[1]      ; -0.500       ; 3.514      ; 1.508      ;
; -1.504 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; KEY[1]      ; -0.500       ; 3.513      ; 1.509      ;
+--------+----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_Y[4]'                                                                                                                        ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+
; -2.120 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; 2.398      ; 0.419      ;
; -2.026 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; 2.459      ; 0.574      ;
; -2.015 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; 2.458      ; 0.584      ;
; -1.628 ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 2.156      ; 0.528      ;
; -1.620 ; currentState.indeterminate ; nextState.indeterminate_387 ; currentState.indeterminate ; counter_Y[4] ; -0.500       ; 2.398      ; 0.419      ;
; -1.526 ; currentState.indeterminate ; nextState.erase_357         ; currentState.indeterminate ; counter_Y[4] ; -0.500       ; 2.459      ; 0.574      ;
; -1.523 ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 2.168      ; 0.645      ;
; -1.523 ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 2.167      ; 0.644      ;
; -1.515 ; currentState.indeterminate ; nextState.plot_372          ; currentState.indeterminate ; counter_Y[4] ; -0.500       ; 2.458      ; 0.584      ;
; -1.509 ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 2.157      ; 0.648      ;
; -1.128 ; counter_Y[4]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 2.156      ; 0.528      ;
; -1.023 ; counter_Y[4]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 2.168      ; 0.645      ;
; -1.023 ; counter_Y[4]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 2.167      ; 0.644      ;
; -1.009 ; counter_Y[4]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; -0.500       ; 2.157      ; 0.648      ;
; -0.951 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; 0.000        ; 2.459      ; 1.508      ;
; -0.949 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; 0.000        ; 2.458      ; 1.509      ;
; -0.939 ; plot_end                   ; nextState.erase_357         ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 1.480      ; 0.541      ;
; -0.934 ; plot_end                   ; nextState.plot_372          ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 1.479      ; 0.545      ;
; -0.451 ; KEY[1]                     ; nextState.erase_357         ; KEY[1]                     ; counter_Y[4] ; -0.500       ; 2.459      ; 1.508      ;
; -0.449 ; KEY[1]                     ; nextState.plot_372          ; KEY[1]                     ; counter_Y[4] ; -0.500       ; 2.458      ; 1.509      ;
; 0.786  ; counter_Y[3]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 0.786      ;
; 0.789  ; counter_Y[0]               ; counter_Y[0]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 0.789      ;
; 0.798  ; counter_Y[2]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 0.798      ;
; 0.858  ; counter_Y[1]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.000      ; 0.858      ;
; 0.896  ; counter_Y[3]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.110     ; 0.786      ;
; 0.899  ; counter_Y[0]               ; counter_Y[0]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.110     ; 0.789      ;
; 0.904  ; counter_Y[1]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.011      ; 0.915      ;
; 0.908  ; counter_Y[2]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.110     ; 0.798      ;
; 0.947  ; counter_Y[2]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.010     ; 0.937      ;
; 0.950  ; counter_Y[1]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; 0.001      ; 0.951      ;
; 0.961  ; counter_Y[0]               ; counter_Y[2]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.001     ; 0.960      ;
; 0.968  ; counter_Y[1]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.110     ; 0.858      ;
; 1.007  ; counter_Y[0]               ; counter_Y[3]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.011     ; 0.996      ;
; 1.014  ; counter_Y[1]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.099     ; 0.915      ;
; 1.018  ; counter_Y[0]               ; counter_Y[1]                ; counter_Y[4]               ; counter_Y[4] ; 0.000        ; -0.012     ; 1.006      ;
; 1.057  ; counter_Y[2]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.120     ; 0.937      ;
; 1.060  ; counter_Y[1]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.109     ; 0.951      ;
; 1.071  ; counter_Y[0]               ; counter_Y[2]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.111     ; 0.960      ;
; 1.117  ; counter_Y[0]               ; counter_Y[3]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.121     ; 0.996      ;
; 1.128  ; counter_Y[0]               ; counter_Y[1]                ; currentState.indeterminate ; counter_Y[4] ; 0.000        ; -0.122     ; 1.006      ;
; 1.308  ; currentState.erase         ; plot_end                    ; CLOCK_50                   ; counter_Y[4] ; -0.500       ; -0.432     ; 0.376      ;
; 1.342  ; currentState.erase         ; erase_end                   ; CLOCK_50                   ; counter_Y[4] ; -0.500       ; -0.464     ; 0.378      ;
+--------+----------------------------+-----------------------------+----------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'currentState.indeterminate'                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.757 ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 2.277      ; 0.520      ;
; -1.738 ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 2.266      ; 0.528      ;
; -1.731 ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 2.009      ; 0.419      ;
; -1.637 ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 2.070      ; 0.574      ;
; -1.633 ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 2.278      ; 0.645      ;
; -1.633 ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 2.277      ; 0.644      ;
; -1.626 ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 2.069      ; 0.584      ;
; -1.619 ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 2.267      ; 0.648      ;
; -1.257 ; counter_Y[4]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 2.277      ; 0.520      ;
; -1.238 ; counter_Y[4]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 2.266      ; 0.528      ;
; -1.231 ; currentState.indeterminate                                                         ; nextState.indeterminate_387 ; currentState.indeterminate ; currentState.indeterminate ; -0.500       ; 2.009      ; 0.419      ;
; -1.137 ; currentState.indeterminate                                                         ; nextState.erase_357         ; currentState.indeterminate ; currentState.indeterminate ; -0.500       ; 2.070      ; 0.574      ;
; -1.133 ; counter_Y[4]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 2.278      ; 0.645      ;
; -1.133 ; counter_Y[4]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 2.277      ; 0.644      ;
; -1.126 ; currentState.indeterminate                                                         ; nextState.plot_372          ; currentState.indeterminate ; currentState.indeterminate ; -0.500       ; 2.069      ; 0.584      ;
; -1.119 ; counter_Y[4]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 2.267      ; 0.648      ;
; -1.043 ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.736      ; 0.693      ;
; -1.042 ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.737      ; 0.695      ;
; -0.974 ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.736      ; 0.762      ;
; -0.958 ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.736      ; 0.778      ;
; -0.742 ; counter_X[4]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.154      ; 0.412      ;
; -0.624 ; counter_X[4]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.154      ; 0.530      ;
; -0.623 ; counter_X[4]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.155      ; 0.532      ;
; -0.562 ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; 0.000        ; 2.070      ; 1.508      ;
; -0.560 ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; 0.000        ; 2.069      ; 1.509      ;
; -0.557 ; counter_X[4]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 1.154      ; 0.597      ;
; -0.550 ; plot_end                                                                           ; nextState.erase_357         ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.091      ; 0.541      ;
; -0.545 ; plot_end                                                                           ; nextState.plot_372          ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 1.090      ; 0.545      ;
; -0.543 ; counter_Y[4]                                                                       ; counter_X[2]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 1.736      ; 0.693      ;
; -0.542 ; counter_Y[4]                                                                       ; counter_X[3]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 1.737      ; 0.695      ;
; -0.474 ; counter_Y[4]                                                                       ; counter_X[0]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 1.736      ; 0.762      ;
; -0.458 ; counter_Y[4]                                                                       ; counter_X[1]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 1.736      ; 0.778      ;
; -0.062 ; KEY[1]                                                                             ; nextState.erase_357         ; KEY[1]                     ; currentState.indeterminate ; -0.500       ; 2.070      ; 1.508      ;
; -0.060 ; KEY[1]                                                                             ; nextState.plot_372          ; KEY[1]                     ; currentState.indeterminate ; -0.500       ; 2.069      ; 1.509      ;
; -0.005 ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.582      ; 0.577      ;
; 0.477  ; counter_X[4]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.477      ;
; 0.495  ; counter_Y[4]                                                                       ; counter_X[4]                ; counter_Y[4]               ; currentState.indeterminate ; -0.500       ; 0.582      ; 0.577      ;
; 0.676  ; counter_Y[3]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.110      ; 0.786      ;
; 0.679  ; counter_Y[0]                                                                       ; counter_Y[0]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.110      ; 0.789      ;
; 0.684  ; counter_X[2]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.684      ;
; 0.684  ; counter_X[3]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.684      ;
; 0.688  ; counter_Y[2]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.110      ; 0.798      ;
; 0.743  ; counter_X[0]                                                                       ; counter_X[0]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.743      ;
; 0.748  ; counter_Y[1]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.110      ; 0.858      ;
; 0.763  ; counter_X[1]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.763      ;
; 0.785  ; currentState.erase                                                                 ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.376      ; 0.661      ;
; 0.786  ; counter_Y[3]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.786      ;
; 0.788  ; currentState.erase                                                                 ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.375      ; 0.663      ;
; 0.789  ; counter_Y[0]                                                                       ; counter_Y[0]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.789      ;
; 0.794  ; counter_Y[1]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.121      ; 0.915      ;
; 0.798  ; currentState.erase                                                                 ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.372      ; 0.670      ;
; 0.798  ; counter_Y[2]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.798      ;
; 0.821  ; counter_X[1]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.821      ;
; 0.823  ; counter_X[2]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 0.824      ;
; 0.837  ; counter_Y[2]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.100      ; 0.937      ;
; 0.840  ; counter_Y[1]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.111      ; 0.951      ;
; 0.848  ; counter_X[0]                                                                       ; counter_X[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.848      ;
; 0.851  ; counter_Y[0]                                                                       ; counter_Y[2]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.109      ; 0.960      ;
; 0.857  ; counter_X[1]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 0.858      ;
; 0.858  ; counter_Y[1]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.858      ;
; 0.871  ; counter_Y[3]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.120      ; 0.991      ;
; 0.884  ; counter_X[0]                                                                       ; counter_X[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 0.885      ;
; 0.893  ; counter_X[0]                                                                       ; counter_X[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 0.893      ;
; 0.897  ; counter_Y[0]                                                                       ; counter_Y[3]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.099      ; 0.996      ;
; 0.904  ; counter_Y[1]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.011      ; 0.915      ;
; 0.908  ; counter_Y[0]                                                                       ; counter_Y[1]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.098      ; 1.006      ;
; 0.929  ; counter_Y[2]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.110      ; 1.039      ;
; 0.932  ; counter_Y[1]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.121      ; 1.053      ;
; 0.947  ; counter_Y[2]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.010     ; 0.937      ;
; 0.950  ; counter_Y[1]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.001      ; 0.951      ;
; 0.961  ; counter_Y[0]                                                                       ; counter_Y[2]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.001     ; 0.960      ;
; 0.981  ; counter_Y[3]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.010      ; 0.991      ;
; 0.989  ; counter_Y[0]                                                                       ; counter_Y[4]                ; counter_Y[4]               ; currentState.indeterminate ; 0.000        ; 0.109      ; 1.098      ;
; 1.007  ; counter_Y[0]                                                                       ; counter_Y[3]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.011     ; 0.996      ;
; 1.018  ; counter_Y[0]                                                                       ; counter_Y[1]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.012     ; 1.006      ;
; 1.039  ; counter_Y[2]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.000      ; 1.039      ;
; 1.042  ; counter_Y[1]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; 0.011      ; 1.053      ;
; 1.099  ; counter_Y[0]                                                                       ; counter_Y[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -0.001     ; 1.098      ;
; 1.133  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2] ; color_er_or_plot[2]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.072      ; 0.705      ;
; 1.146  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0] ; color_er_or_plot[0]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.071      ; 0.717      ;
; 1.149  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1] ; color_er_or_plot[1]         ; CLOCK_50                   ; currentState.indeterminate ; -0.500       ; 0.068      ; 0.717      ;
; 1.999  ; counter_X[3]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.155     ; 0.844      ;
; 2.035  ; counter_X[2]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.154     ; 0.881      ;
; 2.069  ; counter_X[1]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.154     ; 0.915      ;
; 2.096  ; counter_X[0]                                                                       ; counter_X[4]                ; currentState.indeterminate ; currentState.indeterminate ; 0.000        ; -1.154     ; 0.942      ;
+--------+------------------------------------------------------------------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.503 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.715      ; 1.491      ;
; -0.452 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 1.401      ;
; -0.371 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.721      ; 1.629      ;
; -0.370 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.730      ; 1.639      ;
; -0.368 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.726      ; 1.637      ;
; -0.368 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.732      ; 1.643      ;
; -0.364 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.708      ; 1.623      ;
; -0.350 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.716      ; 1.645      ;
; -0.349 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.722      ; 1.652      ;
; -0.345 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.699      ; 1.633      ;
; -0.343 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.708      ; 1.644      ;
; -0.342 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.721      ; 1.517      ;
; -0.339 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 1.514      ;
; -0.332 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.726      ; 1.532      ;
; -0.332 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.514      ;
; -0.322 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.730      ; 1.546      ;
; -0.319 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 1.534      ;
; -0.318 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.732      ; 1.552      ;
; -0.302 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.699      ; 1.535      ;
; -0.299 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.547      ;
; -0.296 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.716      ; 1.558      ;
; -0.236 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.736      ; 1.779      ;
; -0.231 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; 0.000        ; 1.734      ; 1.782      ;
; -0.228 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.721      ; 1.631      ;
; -0.223 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.726      ; 1.641      ;
; -0.219 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.732      ; 1.651      ;
; -0.218 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.721      ; 1.641      ;
; -0.218 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.628      ;
; -0.217 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.730      ; 1.651      ;
; -0.212 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.734      ; 1.660      ;
; -0.205 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.726      ; 1.659      ;
; -0.205 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.736      ; 1.669      ;
; -0.203 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.643      ;
; -0.199 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 1.654      ;
; -0.198 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.648      ;
; -0.196 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.699      ; 1.641      ;
; -0.193 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.716      ; 1.661      ;
; -0.185 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.722      ; 1.675      ;
; -0.183 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.716      ; 1.671      ;
; -0.179 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.699      ; 1.658      ;
; -0.176 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.670      ;
; -0.122 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a13~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.713      ; 1.729      ;
; -0.086 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.730      ; 1.782      ;
; -0.078 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.734      ; 1.794      ;
; -0.077 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.732      ; 1.793      ;
; -0.076 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.734      ; 1.796      ;
; -0.072 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.722      ; 1.788      ;
; -0.069 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.736      ; 1.805      ;
; -0.067 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.722      ; 1.793      ;
; -0.067 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.721      ; 1.792      ;
; -0.066 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.730      ; 1.802      ;
; -0.064 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.726      ; 1.800      ;
; -0.064 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.732      ; 1.806      ;
; -0.063 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.736      ; 1.811      ;
; -0.060 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.786      ;
; -0.046 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.716      ; 1.808      ;
; -0.045 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.722      ; 1.815      ;
; -0.041 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.699      ; 1.796      ;
; -0.039 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.708      ; 1.807      ;
; -0.026 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a13~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.713      ; 1.825      ;
; -0.005 ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a14~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.719      ; 1.852      ;
; -0.003 ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.715      ; 1.491      ;
; 0.011  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a13~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.713      ; 1.862      ;
; 0.018  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~portb_address_reg9  ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.706      ; 1.862      ;
; 0.048  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.715      ; 1.401      ;
; 0.068  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_we_reg         ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.736      ; 1.942      ;
; 0.073  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_we_reg        ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.734      ; 1.945      ;
; 0.087  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a14~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.719      ; 1.944      ;
; 0.091  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~portb_address_reg11 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.706      ; 1.935      ;
; 0.103  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a14~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.719      ; 1.960      ;
; 0.112  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~portb_address_reg10 ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.706      ; 1.956      ;
; 0.129  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.721      ; 1.629      ;
; 0.130  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.730      ; 1.639      ;
; 0.132  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.726      ; 1.637      ;
; 0.132  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.732      ; 1.643      ;
; 0.136  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.708      ; 1.623      ;
; 0.150  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.716      ; 1.645      ;
; 0.151  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.722      ; 1.652      ;
; 0.155  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.699      ; 1.633      ;
; 0.157  ; currentState.indeterminate ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_we_reg         ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.708      ; 1.644      ;
; 0.158  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.721      ; 1.517      ;
; 0.161  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg11  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.715      ; 1.514      ;
; 0.168  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.726      ; 1.532      ;
; 0.168  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.708      ; 1.514      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg8   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg7   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg6   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg5   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg4   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg3   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg2   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg1   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg0   ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.715      ; 2.025      ;
; 0.172  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_datain_reg0    ; counter_Y[4]               ; CLOCK_50    ; 0.000        ; 1.713      ; 2.023      ;
; 0.178  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.730      ; 1.546      ;
; 0.180  ; counter_X[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg4   ; currentState.indeterminate ; CLOCK_50    ; -0.500       ; 1.133      ; 0.951      ;
; 0.181  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_address_reg10  ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.715      ; 1.534      ;
; 0.182  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.732      ; 1.552      ;
; 0.198  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.699      ; 1.535      ;
; 0.201  ; counter_Y[4]               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~portb_address_reg9   ; counter_Y[4]               ; CLOCK_50    ; -0.500       ; 1.708      ; 1.547      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.311 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.462      ;
; 0.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.471      ;
; 0.323 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.354 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.504      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.523      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.384 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.536      ;
; 0.386 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.405 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.612      ;
; 0.408 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.615      ;
; 0.410 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.566      ;
; 0.411 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.618      ;
; 0.432 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.584      ;
; 0.432 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.584      ;
; 0.449 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.602      ;
; 0.470 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.621      ;
; 0.483 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.629      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.739      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.676      ;
; 0.526 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.531 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.752      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.748      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.757      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.764      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.746      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.747      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.764      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.772      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.774      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.780      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.782      ;
; 0.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.771      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.596 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.756      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.631 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.655 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.802      ;
; 0.655 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.802      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.803      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.803      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.881      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.675 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.680 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.904      ;
; 0.688 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.895      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.919      ;
; 0.695 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.920      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.845      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.921      ;
; 0.702 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 0.933      ;
; 0.703 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.932      ;
; 0.705 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.903      ;
; 0.708 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.712 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.941      ;
; 0.715 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.880      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.875      ;
; 0.728 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.877      ;
; 0.729 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.876      ;
; 0.729 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.876      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~0|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~0|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector21~1|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector21~1|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.erase_357               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.erase_357               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.erase_357|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.erase_357|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.indeterminate_387       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.indeterminate_387       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.plot_372                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.plot_372                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.plot_372|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.plot_372|datac          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_Y[4]'                                                                           ;
+-------+--------------+----------------+------------------+--------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector19~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector19~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector19~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector19~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector21~1|datab                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector21~1|datab                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector7~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector7~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector7~0|datab                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector7~0|datab                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; Selector9~0|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; Selector9~0|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; counter_Y[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; counter_Y[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[3]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[3]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[4]|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[4]|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; counter_Y[4]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; counter_Y[4]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; erase_end                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; erase_end                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; erase_end|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; erase_end|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; nextState.erase_357               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; nextState.erase_357               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; nextState.erase_357|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; nextState.erase_357|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; nextState.indeterminate_387       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; nextState.indeterminate_387       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; nextState.indeterminate_387|datad ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; nextState.plot_372                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; nextState.plot_372                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; nextState.plot_372|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; nextState.plot_372|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Fall       ; plot_end                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Fall       ; plot_end                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; counter_Y[4] ; Rise       ; plot_end|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_Y[4] ; Rise       ; plot_end|datac                    ;
+-------+--------------+----------------+------------------+--------------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'currentState.indeterminate'                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+----------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector21~1|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector21~1|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; Selector9~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; Selector9~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; color_er_or_plot[0]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; color_er_or_plot[0]                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; color_er_or_plot[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; color_er_or_plot[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; color_er_or_plot[1]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; color_er_or_plot[1]                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; color_er_or_plot[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; color_er_or_plot[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; color_er_or_plot[2]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; color_er_or_plot[2]                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; color_er_or_plot[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; color_er_or_plot[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[0]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[0]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[1]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[1]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_X[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_X[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_X[4]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_X[4]|datab                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[0]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[1]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[1]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[1]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[2]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[2]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[3]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[3]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[3]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; counter_Y[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; counter_Y[4]                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; counter_Y[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; counter_Y[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; currentState.indeterminate|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; currentState.indeterminate|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; currentState.indeterminate~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; nextState.erase_357                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; nextState.erase_357                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; nextState.erase_357|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; nextState.erase_357|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; nextState.indeterminate_387                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; nextState.indeterminate_387                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; nextState.indeterminate_387|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; nextState.indeterminate_387|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Fall       ; nextState.plot_372                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Fall       ; nextState.plot_372                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; currentState.indeterminate ; Rise       ; nextState.plot_372|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; currentState.indeterminate ; Rise       ; nextState.plot_372|datac                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[0]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[1]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|q_a[2]                                                  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg1                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg1                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg2                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg2                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg3                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg3                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg4                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg4                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg5                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg5                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg6                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg6                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg7                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_address_reg7                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg1                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg1                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg2                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_datain_reg2                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a0~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a1~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a1~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a2~porta_memory_reg0                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n2c1:auto_generated|ram_block1a2~porta_memory_reg0                          ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~portb_address_reg10 ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; SW[*]     ; CLOCK_50                   ; 4.928  ; 4.928  ; Rise       ; CLOCK_50                   ;
;  SW[0]    ; CLOCK_50                   ; 2.158  ; 2.158  ; Rise       ; CLOCK_50                   ;
;  SW[1]    ; CLOCK_50                   ; 2.163  ; 2.163  ; Rise       ; CLOCK_50                   ;
;  SW[2]    ; CLOCK_50                   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                   ;
;  SW[3]    ; CLOCK_50                   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                   ;
;  SW[4]    ; CLOCK_50                   ; 4.603  ; 4.603  ; Rise       ; CLOCK_50                   ;
;  SW[5]    ; CLOCK_50                   ; 4.539  ; 4.539  ; Rise       ; CLOCK_50                   ;
;  SW[6]    ; CLOCK_50                   ; 4.921  ; 4.921  ; Rise       ; CLOCK_50                   ;
;  SW[7]    ; CLOCK_50                   ; 4.928  ; 4.928  ; Rise       ; CLOCK_50                   ;
;  SW[8]    ; CLOCK_50                   ; 4.791  ; 4.791  ; Rise       ; CLOCK_50                   ;
;  SW[9]    ; CLOCK_50                   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                   ;
;  SW[10]   ; CLOCK_50                   ; 4.625  ; 4.625  ; Rise       ; CLOCK_50                   ;
;  SW[11]   ; CLOCK_50                   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                   ;
; KEY[*]    ; KEY[1]                     ; -1.431 ; -1.431 ; Fall       ; KEY[1]                     ;
;  KEY[1]   ; KEY[1]                     ; -1.431 ; -1.431 ; Fall       ; KEY[1]                     ;
; KEY[*]    ; counter_Y[4]               ; -0.376 ; -0.376 ; Fall       ; counter_Y[4]               ;
;  KEY[1]   ; counter_Y[4]               ; -0.376 ; -0.376 ; Fall       ; counter_Y[4]               ;
; KEY[*]    ; currentState.indeterminate ; 0.013  ; 0.013  ; Fall       ; currentState.indeterminate ;
;  KEY[1]   ; currentState.indeterminate ; 0.013  ; 0.013  ; Fall       ; currentState.indeterminate ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; SW[*]     ; CLOCK_50                   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                   ;
;  SW[0]    ; CLOCK_50                   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                   ;
;  SW[1]    ; CLOCK_50                   ; 0.036  ; 0.036  ; Rise       ; CLOCK_50                   ;
;  SW[2]    ; CLOCK_50                   ; -2.620 ; -2.620 ; Rise       ; CLOCK_50                   ;
;  SW[3]    ; CLOCK_50                   ; -2.424 ; -2.424 ; Rise       ; CLOCK_50                   ;
;  SW[4]    ; CLOCK_50                   ; -2.562 ; -2.562 ; Rise       ; CLOCK_50                   ;
;  SW[5]    ; CLOCK_50                   ; -2.993 ; -2.993 ; Rise       ; CLOCK_50                   ;
;  SW[6]    ; CLOCK_50                   ; -3.015 ; -3.015 ; Rise       ; CLOCK_50                   ;
;  SW[7]    ; CLOCK_50                   ; -2.917 ; -2.917 ; Rise       ; CLOCK_50                   ;
;  SW[8]    ; CLOCK_50                   ; -3.093 ; -3.093 ; Rise       ; CLOCK_50                   ;
;  SW[9]    ; CLOCK_50                   ; -3.088 ; -3.088 ; Rise       ; CLOCK_50                   ;
;  SW[10]   ; CLOCK_50                   ; -3.074 ; -3.074 ; Rise       ; CLOCK_50                   ;
;  SW[11]   ; CLOCK_50                   ; -3.191 ; -3.191 ; Rise       ; CLOCK_50                   ;
; KEY[*]    ; KEY[1]                     ; 2.006  ; 2.006  ; Fall       ; KEY[1]                     ;
;  KEY[1]   ; KEY[1]                     ; 2.006  ; 2.006  ; Fall       ; KEY[1]                     ;
; KEY[*]    ; counter_Y[4]               ; 0.951  ; 0.951  ; Fall       ; counter_Y[4]               ;
;  KEY[1]   ; counter_Y[4]               ; 0.951  ; 0.951  ; Fall       ; counter_Y[4]               ;
; KEY[*]    ; currentState.indeterminate ; 0.562  ; 0.562  ; Fall       ; currentState.indeterminate ;
;  KEY[1]   ; currentState.indeterminate ; 0.562  ; 0.562  ; Fall       ; currentState.indeterminate ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.600 ; 3.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.356 ; 3.356 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.356 ; 3.356 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.475 ; 3.475 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.465 ; 3.465 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.535 ; 3.535 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.525 ; 3.525 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.600 ; 3.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.600 ; 3.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.593 ; 3.593 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.593 ; 3.593 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.433 ; 2.433 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.695 ; 3.695 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.695 ; 3.695 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.704 ; 3.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.704 ; 3.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.664 ; 3.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.684 ; 3.684 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.581 ; 3.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.581 ; 3.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.442 ; 2.442 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.668 ; 3.668 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.668 ; 3.668 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.671 ; 3.671 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.671 ; 3.671 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.681 ; 3.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.556 ; 3.556 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.566 ; 3.566 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.541 ; 3.541 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.541 ; 3.541 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.314 ; 2.314 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.690 ; 2.690 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.808 ; 2.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.808 ; 2.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.433 ; 2.433 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.508 ; 2.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.631 ; 2.631 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.631 ; 2.631 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.611 ; 2.611 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.508 ; 2.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.508 ; 2.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.442 ; 2.442 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.838 ; 2.838 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.821 ; 2.821 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.821 ; 2.821 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.706 ; 2.706 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.716 ; 2.716 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.314 ; 2.314 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+----------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -7.912    ; -5.926  ; N/A      ; N/A     ; -1.222              ;
;  CLOCK_50                              ; -7.912    ; -0.503  ; N/A      ; N/A     ; 7.500               ;
;  KEY[1]                                ; 1.931     ; -5.926  ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 32.357    ; 0.215   ; N/A      ; N/A     ; 17.873              ;
;  counter_Y[4]                          ; -2.570    ; -3.953  ; N/A      ; N/A     ; 0.500               ;
;  currentState.indeterminate            ; -4.184    ; -3.134  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -1548.628 ; -68.959 ; 0.0      ; 0.0     ; -1.222              ;
;  CLOCK_50                              ; -1507.902 ; -12.050 ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                                ; 0.000     ; -17.306 ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  counter_Y[4]                          ; -13.044   ; -22.340 ; N/A      ; N/A     ; 0.000               ;
;  currentState.indeterminate            ; -27.682   ; -29.230 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; SW[*]     ; CLOCK_50                   ; 10.298 ; 10.298 ; Rise       ; CLOCK_50                   ;
;  SW[0]    ; CLOCK_50                   ; 5.445  ; 5.445  ; Rise       ; CLOCK_50                   ;
;  SW[1]    ; CLOCK_50                   ; 5.448  ; 5.448  ; Rise       ; CLOCK_50                   ;
;  SW[2]    ; CLOCK_50                   ; 9.551  ; 9.551  ; Rise       ; CLOCK_50                   ;
;  SW[3]    ; CLOCK_50                   ; 9.227  ; 9.227  ; Rise       ; CLOCK_50                   ;
;  SW[4]    ; CLOCK_50                   ; 9.428  ; 9.428  ; Rise       ; CLOCK_50                   ;
;  SW[5]    ; CLOCK_50                   ; 9.304  ; 9.304  ; Rise       ; CLOCK_50                   ;
;  SW[6]    ; CLOCK_50                   ; 10.256 ; 10.256 ; Rise       ; CLOCK_50                   ;
;  SW[7]    ; CLOCK_50                   ; 10.298 ; 10.298 ; Rise       ; CLOCK_50                   ;
;  SW[8]    ; CLOCK_50                   ; 10.020 ; 10.020 ; Rise       ; CLOCK_50                   ;
;  SW[9]    ; CLOCK_50                   ; 9.828  ; 9.828  ; Rise       ; CLOCK_50                   ;
;  SW[10]   ; CLOCK_50                   ; 9.761  ; 9.761  ; Rise       ; CLOCK_50                   ;
;  SW[11]   ; CLOCK_50                   ; 9.854  ; 9.854  ; Rise       ; CLOCK_50                   ;
; KEY[*]    ; KEY[1]                     ; -1.431 ; -1.431 ; Fall       ; KEY[1]                     ;
;  KEY[1]   ; KEY[1]                     ; -1.431 ; -1.431 ; Fall       ; KEY[1]                     ;
; KEY[*]    ; counter_Y[4]               ; -0.376 ; -0.376 ; Fall       ; counter_Y[4]               ;
;  KEY[1]   ; counter_Y[4]               ; -0.376 ; -0.376 ; Fall       ; counter_Y[4]               ;
; KEY[*]    ; currentState.indeterminate ; 0.423  ; 0.423  ; Fall       ; currentState.indeterminate ;
;  KEY[1]   ; currentState.indeterminate ; 0.423  ; 0.423  ; Fall       ; currentState.indeterminate ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; SW[*]     ; CLOCK_50                   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                   ;
;  SW[0]    ; CLOCK_50                   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                   ;
;  SW[1]    ; CLOCK_50                   ; 0.036  ; 0.036  ; Rise       ; CLOCK_50                   ;
;  SW[2]    ; CLOCK_50                   ; -2.620 ; -2.620 ; Rise       ; CLOCK_50                   ;
;  SW[3]    ; CLOCK_50                   ; -2.424 ; -2.424 ; Rise       ; CLOCK_50                   ;
;  SW[4]    ; CLOCK_50                   ; -2.562 ; -2.562 ; Rise       ; CLOCK_50                   ;
;  SW[5]    ; CLOCK_50                   ; -2.993 ; -2.993 ; Rise       ; CLOCK_50                   ;
;  SW[6]    ; CLOCK_50                   ; -3.015 ; -3.015 ; Rise       ; CLOCK_50                   ;
;  SW[7]    ; CLOCK_50                   ; -2.917 ; -2.917 ; Rise       ; CLOCK_50                   ;
;  SW[8]    ; CLOCK_50                   ; -3.093 ; -3.093 ; Rise       ; CLOCK_50                   ;
;  SW[9]    ; CLOCK_50                   ; -3.088 ; -3.088 ; Rise       ; CLOCK_50                   ;
;  SW[10]   ; CLOCK_50                   ; -3.074 ; -3.074 ; Rise       ; CLOCK_50                   ;
;  SW[11]   ; CLOCK_50                   ; -3.191 ; -3.191 ; Rise       ; CLOCK_50                   ;
; KEY[*]    ; KEY[1]                     ; 3.766  ; 3.766  ; Fall       ; KEY[1]                     ;
;  KEY[1]   ; KEY[1]                     ; 3.766  ; 3.766  ; Fall       ; KEY[1]                     ;
; KEY[*]    ; counter_Y[4]               ; 1.793  ; 1.793  ; Fall       ; counter_Y[4]               ;
;  KEY[1]   ; counter_Y[4]               ; 1.793  ; 1.793  ; Fall       ; counter_Y[4]               ;
; KEY[*]    ; currentState.indeterminate ; 0.934  ; 0.934  ; Fall       ; currentState.indeterminate ;
;  KEY[1]   ; currentState.indeterminate ; 0.934  ; 0.934  ; Fall       ; currentState.indeterminate ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 7.400 ; 7.400 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.906 ; 6.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.906 ; 6.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 7.163 ; 7.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 7.223 ; 7.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 7.213 ; 7.213 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 7.400 ; 7.400 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 7.400 ; 7.400 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 7.395 ; 7.395 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 7.395 ; 7.395 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.815 ; 4.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.614 ; 7.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.614 ; 7.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.614 ; 7.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.604 ; 7.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.604 ; 7.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.593 ; 7.593 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.362 ; 7.362 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.362 ; 7.362 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.819 ; 4.819 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 7.590 ; 7.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 7.590 ; 7.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.327 ; 7.327 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.311 ; 7.311 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.311 ; 7.311 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.690 ; 2.690 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.808 ; 2.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.808 ; 2.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.433 ; 2.433 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.508 ; 2.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.631 ; 2.631 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.631 ; 2.631 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.611 ; 2.611 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.508 ; 2.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.508 ; 2.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.442 ; 2.442 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.838 ; 2.838 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.818 ; 2.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.821 ; 2.821 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.821 ; 2.821 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.706 ; 2.706 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.716 ; 2.716 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.314 ; 2.314 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 42       ; 0        ; 0        ; 0        ;
; counter_Y[4]                          ; CLOCK_50                              ; 5601     ; 62821    ; 0        ; 0        ;
; currentState.indeterminate            ; CLOCK_50                              ; 12       ; 62055    ; 0        ; 0        ;
; KEY[1]                                ; CLOCK_50                              ; 0        ; 3        ; 0        ; 0        ;
; CLOCK_50                              ; counter_Y[4]                          ; 0        ; 0        ; 2        ; 0        ;
; counter_Y[4]                          ; counter_Y[4]                          ; 0        ; 0        ; 4        ; 16       ;
; currentState.indeterminate            ; counter_Y[4]                          ; 0        ; 0        ; 3        ; 13       ;
; KEY[1]                                ; counter_Y[4]                          ; 0        ; 0        ; 2        ; 2        ;
; CLOCK_50                              ; currentState.indeterminate            ; 0        ; 0        ; 6        ; 0        ;
; counter_Y[4]                          ; currentState.indeterminate            ; 0        ; 0        ; 11       ; 27       ;
; currentState.indeterminate            ; currentState.indeterminate            ; 0        ; 0        ; 3        ; 37       ;
; KEY[1]                                ; currentState.indeterminate            ; 0        ; 0        ; 2        ; 2        ;
; counter_Y[4]                          ; KEY[1]                                ; 0        ; 0        ; 0        ; 2        ;
; currentState.indeterminate            ; KEY[1]                                ; 0        ; 0        ; 3        ; 3        ;
; KEY[1]                                ; KEY[1]                                ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 42       ; 0        ; 0        ; 0        ;
; counter_Y[4]                          ; CLOCK_50                              ; 5601     ; 62821    ; 0        ; 0        ;
; currentState.indeterminate            ; CLOCK_50                              ; 12       ; 62055    ; 0        ; 0        ;
; KEY[1]                                ; CLOCK_50                              ; 0        ; 3        ; 0        ; 0        ;
; CLOCK_50                              ; counter_Y[4]                          ; 0        ; 0        ; 2        ; 0        ;
; counter_Y[4]                          ; counter_Y[4]                          ; 0        ; 0        ; 4        ; 16       ;
; currentState.indeterminate            ; counter_Y[4]                          ; 0        ; 0        ; 3        ; 13       ;
; KEY[1]                                ; counter_Y[4]                          ; 0        ; 0        ; 2        ; 2        ;
; CLOCK_50                              ; currentState.indeterminate            ; 0        ; 0        ; 6        ; 0        ;
; counter_Y[4]                          ; currentState.indeterminate            ; 0        ; 0        ; 11       ; 27       ;
; currentState.indeterminate            ; currentState.indeterminate            ; 0        ; 0        ; 3        ; 37       ;
; KEY[1]                                ; currentState.indeterminate            ; 0        ; 0        ; 2        ; 2        ;
; counter_Y[4]                          ; KEY[1]                                ; 0        ; 0        ; 0        ; 2        ;
; currentState.indeterminate            ; KEY[1]                                ; 0        ; 0        ; 3        ; 3        ;
; KEY[1]                                ; KEY[1]                                ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 2288  ; 2288 ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 12 10:57:18 2024
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name counter_Y[4] counter_Y[4]
    Info (332105): create_clock -period 1.000 -name currentState.indeterminate currentState.indeterminate
Warning (332191): Clock target counter_Y[4] of clock counter_Y[4] is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Selector21~1  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.912
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.912     -1507.902 CLOCK_50 
    Info (332119):    -4.184       -27.682 currentState.indeterminate 
    Info (332119):    -2.570       -13.044 counter_Y[4] 
    Info (332119):     2.836         0.000 KEY[1] 
    Info (332119):    32.357         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -5.926
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.926       -17.306 KEY[1] 
    Info (332119):    -3.953       -22.340 counter_Y[4] 
    Info (332119):    -3.134       -29.230 currentState.indeterminate 
    Info (332119):    -0.083        -0.083 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[1] 
    Info (332119):     0.500         0.000 counter_Y[4] 
    Info (332119):     0.500         0.000 currentState.indeterminate 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332191): Clock target counter_Y[4] of clock counter_Y[4] is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Selector21~1  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.082      -575.818 CLOCK_50 
    Info (332119):    -1.584        -5.866 currentState.indeterminate 
    Info (332119):    -0.798        -3.356 counter_Y[4] 
    Info (332119):     1.931         0.000 KEY[1] 
    Info (332119):    36.549         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.175        -9.326 KEY[1] 
    Info (332119):    -2.120       -12.344 counter_Y[4] 
    Info (332119):    -1.757       -17.396 currentState.indeterminate 
    Info (332119):    -0.503       -12.050 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[1] 
    Info (332119):     0.500         0.000 counter_Y[4] 
    Info (332119):     0.500         0.000 currentState.indeterminate 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4560 megabytes
    Info: Processing ended: Tue Mar 12 10:57:21 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


