

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_627_1'
================================================================
* Date:           Tue Feb  8 11:01:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_627_1  |        2|        2|         2|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_res_2 = alloca i32 1"   --->   Operation 6 'alloca' 'num_res_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num_res_2_3 = alloca i32 1"   --->   Operation 7 'alloca' 'num_res_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln643_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln643"   --->   Operation 8 'read' 'sub_ln643_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %this_p_read_cast"   --->   Operation 9 'read' 'this_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_i1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i1"   --->   Operation 10 'read' 'sub_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_24 = load i2 %i" [../src/ban.cpp:627]   --->   Operation 13 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln627 = icmp_eq  i2 %i_24, i2 0" [../src/ban.cpp:627]   --->   Operation 15 'icmp' 'icmp_ln627' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln627 = br i1 %icmp_ln627, void %.split9_ifconv, void %_ZNK3Ban22sum_infinitesimal_realEPff.exit.preheader.exitStub" [../src/ban.cpp:627]   --->   Operation 17 'br' 'br_ln627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_24" [../src/ban.cpp:627]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln629 = icmp_ult  i32 %i_cast, i32 %sub_i1_read" [../src/ban.cpp:629]   --->   Operation 19 'icmp' 'icmp_ln629' <Predicate = (!icmp_ln627)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i2 %i_24" [../src/ban.cpp:630]   --->   Operation 20 'zext' 'zext_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln630 = add i6 %sub_ln643_read, i6 %this_p_read" [../src/ban.cpp:630]   --->   Operation 21 'add' 'add_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln630_1 = add i6 %add_ln630, i6 %zext_ln630" [../src/ban.cpp:630]   --->   Operation 22 'add' 'add_ln630_1' <Predicate = (!icmp_ln627)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln630_1 = zext i6 %add_ln630_1" [../src/ban.cpp:630]   --->   Operation 23 'zext' 'zext_ln630_1' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln630_1" [../src/ban.cpp:630]   --->   Operation 24 'getelementptr' 'this_1_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:630]   --->   Operation 25 'load' 'this_1_load' <Predicate = (!icmp_ln627)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%icmp_ln630 = icmp_eq  i2 %i_24, i2 1" [../src/ban.cpp:630]   --->   Operation 26 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln627 = add i2 %i_24, i2 3" [../src/ban.cpp:627]   --->   Operation 27 'add' 'add_ln627' <Predicate = (!icmp_ln627)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln627 = store i2 %add_ln627, i2 %i" [../src/ban.cpp:627]   --->   Operation 28 'store' 'store_ln627' <Predicate = (!icmp_ln627)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%num_res_2_load = load i32 %num_res_2"   --->   Operation 39 'load' 'num_res_2_load' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%num_res_2_3_load = load i32 %num_res_2_3"   --->   Operation 40 'load' 'num_res_2_3_load' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_1_02_out, i32 %num_res_2_3_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_2_01_out, i32 %num_res_2_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%num_res_2_load_1 = load i32 %num_res_2" [../src/ban.cpp:630]   --->   Operation 29 'load' 'num_res_2_load_1' <Predicate = (icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%num_res_2_3_load_1 = load i32 %num_res_2_3" [../src/ban.cpp:630]   --->   Operation 30 'load' 'num_res_2_3_load_1' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln627 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/ban.cpp:627]   --->   Operation 31 'specloopname' 'specloopname_ln627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:630]   --->   Operation 32 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%num_res_1 = select i1 %icmp_ln629, i32 0, i32 %this_1_load" [../src/ban.cpp:629]   --->   Operation 33 'select' 'num_res_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.44ns)   --->   "%num_res_2_5 = select i1 %icmp_ln630, i32 %num_res_1, i32 %num_res_2_3_load_1" [../src/ban.cpp:630]   --->   Operation 34 'select' 'num_res_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%num_res_2_6 = select i1 %icmp_ln630, i32 %num_res_2_load_1, i32 %num_res_1" [../src/ban.cpp:630]   --->   Operation 35 'select' 'num_res_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln630 = store i32 %num_res_2_5, i32 %num_res_2_3" [../src/ban.cpp:630]   --->   Operation 36 'store' 'store_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln630 = store i32 %num_res_2_6, i32 %num_res_2" [../src/ban.cpp:630]   --->   Operation 37 'store' 'store_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:627) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln630_1', ../src/ban.cpp:630) [29]  (0.76 ns)
	'getelementptr' operation ('this_1_addr', ../src/ban.cpp:630) [31]  (0 ns)
	'load' operation ('this_1_load', ../src/ban.cpp:630) on array 'this_1' [32]  (1.24 ns)

 <State 2>: 2.14ns
The critical path consists of the following:
	'load' operation ('this_1_load', ../src/ban.cpp:630) on array 'this_1' [32]  (1.24 ns)
	'select' operation ('num_res[1]', ../src/ban.cpp:629) [33]  (0.449 ns)
	'select' operation ('num_res[2]', ../src/ban.cpp:630) [35]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
