(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h46):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire29;
  wire [(4'ha):(1'h0)] wire28;
  wire [(3'h4):(1'h0)] wire27;
  wire [(3'h5):(1'h0)] wire24;
  wire signed [(3'h7):(1'h0)] wire23;
  wire [(4'h9):(1'h0)] wire22;
  wire signed [(3'h4):(1'h0)] wire20;
  wire [(3'h4):(1'h0)] wire4;
  reg [(4'hb):(1'h0)] reg26 = (1'h0);
  reg [(4'hb):(1'h0)] reg25 = (1'h0);
  assign y = {wire29,
                 wire28,
                 wire27,
                 wire24,
                 wire23,
                 wire22,
                 wire20,
                 wire4,
                 reg26,
                 reg25,
                 (1'h0)};
  assign wire4 = $signed(wire1);
  module5 #() modinst21 (wire20, clk, wire3, wire1, wire0, wire2);
  assign wire22 = (({wire2} == $unsigned((wire4 ^~ wire1))) ^ (((wire2 ?
                      wire4 : wire2) << $signed(wire4)) <= $unsigned((wire0 ?
                      wire0 : wire2))));
  assign wire23 = wire3[(3'h5):(3'h4)];
  assign wire24 = $signed($unsigned($signed((wire22 ^~ wire0))));
  always
    @(posedge clk) begin
      reg25 <= (-wire24[(2'h3):(1'h0)]);
      reg26 <= reg25;
    end
  assign wire27 = $unsigned({$unsigned($unsigned(reg26))});
  assign wire28 = (&(wire22[(3'h7):(3'h4)] ?
                      $unsigned($unsigned(wire0)) : wire0[(3'h6):(2'h3)]));
  assign wire29 = (&($unsigned(((8'ha3) ? reg26 : reg25)) != ($signed(wire20) ?
                      $signed(wire20) : wire23)));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h50):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire9;
  input wire signed [(3'h5):(1'h0)] wire8;
  input wire [(4'hb):(1'h0)] wire7;
  input wire signed [(3'h5):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire19;
  wire [(4'h8):(1'h0)] wire18;
  wire signed [(4'ha):(1'h0)] wire17;
  wire [(3'h4):(1'h0)] wire16;
  reg [(2'h2):(1'h0)] reg15 = (1'h0);
  reg [(4'hb):(1'h0)] reg14 = (1'h0);
  reg [(3'h7):(1'h0)] reg13 = (1'h0);
  reg [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg10 = (1'h0);
  assign y = {wire19,
                 wire18,
                 wire17,
                 wire16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire9)
        begin
          if ((~^$unsigned((wire9[(3'h4):(3'h4)] ~^ (~wire9)))))
            begin
              reg10 <= ((wire9 & wire9) >> (!((-wire8) ?
                  $signed(wire7) : $signed((8'haf)))));
              reg11 <= reg10;
            end
          else
            begin
              reg10 <= $signed(wire8);
            end
        end
      else
        begin
          if (wire8)
            begin
              reg10 <= (!wire7);
              reg11 <= $unsigned((reg10 ? $signed(reg10) : (~|(^~wire9))));
            end
          else
            begin
              reg10 <= $unsigned($signed($unsigned((reg11 <<< wire9))));
              reg11 <= $signed($unsigned(reg11[(4'ha):(3'h7)]));
              reg12 <= wire6;
            end
          reg13 <= $unsigned(wire8);
          if ($signed($signed({reg13[(1'h1):(1'h0)]})))
            begin
              reg14 <= $signed((wire8 ?
                  (-((8'hab) ? wire7 : reg11)) : ((~wire9) | (wire8 ?
                      reg13 : reg10))));
              reg15 <= reg13;
            end
          else
            begin
              reg14 <= wire7[(3'h5):(2'h2)];
            end
        end
    end
  assign wire16 = (8'h9e);
  assign wire17 = (wire9[(1'h1):(1'h0)] < {(reg12[(3'h5):(2'h2)] == (wire6 | (8'ha5)))});
  assign wire18 = ($unsigned(($unsigned(wire6) - $unsigned((8'ha7)))) | (!reg14));
  assign wire19 = $signed({wire7});
endmodule