{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559073379270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559073379273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 02:56:19 2019 " "Processing started: Wed May 29 02:56:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559073379273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073379273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073379274 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/VIP_TEST/mem_init/meminit.qip " "Tcl Script File software/VIP_TEST/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559073379808 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559073379808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559073389607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN-rtl " "Found design unit 1: localedgepreserve_GN-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407864 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN " "Found entity 1: localedgepreserve_GN" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407870 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407873 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407876 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_generate_signals-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407880 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_generate_signals" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407885 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407889 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_weight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_weight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407896 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407900 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407903 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407906 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407910 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407913 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407916 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407919 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407922 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407926 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407929 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407933 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407936 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407940 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407943 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407948 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407954 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407959 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407963 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407966 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407970 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407973 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407976 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407980 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407984 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407987 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407991 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407994 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407997 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073407997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073407997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408000 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408003 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408006 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408010 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408013 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408017 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408020 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408023 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408026 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408030 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408033 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408036 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408040 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408044 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408048 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408051 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gn55etj4vi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gn55etj4vi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GN55ETJ4VI-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GN55ETJ4VI-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408055 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GN55ETJ4VI " "Found entity 1: alt_dspbuilder_bus_concat_GN55ETJ4VI" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gn7k3oaucy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gn7k3oaucy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GN7K3OAUCY-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GN7K3OAUCY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408058 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GN7K3OAUCY " "Found entity 1: alt_dspbuilder_bus_concat_GN7K3OAUCY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnddregctk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnddregctk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNDDREGCTK-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNDDREGCTK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408063 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNDDREGCTK " "Found entity 1: alt_dspbuilder_bus_concat_GNDDREGCTK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gniiozrpjd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gniiozrpjd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNIIOZRPJD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNIIOZRPJD-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408068 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNIIOZRPJD " "Found entity 1: alt_dspbuilder_bus_concat_GNIIOZRPJD" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408071 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnmclodsex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnmclodsex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNMCLODSEX-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNMCLODSEX-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408074 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNMCLODSEX " "Found entity 1: alt_dspbuilder_bus_concat_GNMCLODSEX" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnoqtn4qad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnoqtn4qad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNOQTN4QAD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNOQTN4QAD-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408077 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNOQTN4QAD " "Found entity 1: alt_dspbuilder_bus_concat_GNOQTN4QAD" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnu3kbq5hn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat_gnu3kbq5hn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNU3KBQ5HN-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNU3KBQ5HN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408079 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNU3KBQ5HN " "Found entity 1: alt_dspbuilder_bus_concat_GNU3KBQ5HN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn3fodbl3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn3fodbl3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN3FODBL3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GN3FODBL3U-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408082 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN3FODBL3U " "Found entity 1: alt_dspbuilder_cast_GN3FODBL3U" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408089 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408091 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408095 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "localedgepreserve/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408098 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408101 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn5jc4724b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn5jc4724b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5JC4724B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5JC4724B-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408105 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5JC4724B " "Found entity 1: alt_dspbuilder_cast_GN5JC4724B" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn5p6orzxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn5p6orzxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5P6ORZXA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5P6ORZXA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408108 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5P6ORZXA " "Found entity 1: alt_dspbuilder_cast_GN5P6ORZXA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn5pmhxbfj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn5pmhxbfj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5PMHXBFJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5PMHXBFJ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408112 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5PMHXBFJ " "Found entity 1: alt_dspbuilder_cast_GN5PMHXBFJ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn5ugbmoks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn5ugbmoks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5UGBMOKS-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5UGBMOKS-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408115 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5UGBMOKS " "Found entity 1: alt_dspbuilder_cast_GN5UGBMOKS" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408118 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn6ofm6a6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn6ofm6a6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6OFM6A6B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6OFM6A6B-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408121 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6OFM6A6B " "Found entity 1: alt_dspbuilder_cast_GN6OFM6A6B" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn6ruftbhu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn6ruftbhu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6RUFTBHU-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6RUFTBHU-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408124 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6RUFTBHU " "Found entity 1: alt_dspbuilder_cast_GN6RUFTBHU" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn7h445kay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn7h445kay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7H445KAY-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7H445KAY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408127 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7H445KAY " "Found entity 1: alt_dspbuilder_cast_GN7H445KAY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn7iyg3d6o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn7iyg3d6o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7IYG3D6O-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7IYG3D6O-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408130 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7IYG3D6O " "Found entity 1: alt_dspbuilder_cast_GN7IYG3D6O" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gn7ynifsf6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gn7ynifsf6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7YNIFSF6-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7YNIFSF6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408133 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7YNIFSF6 " "Found entity 1: alt_dspbuilder_cast_GN7YNIFSF6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gna5tamwcz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gna5tamwcz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNA5TAMWCZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNA5TAMWCZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408136 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNA5TAMWCZ " "Found entity 1: alt_dspbuilder_cast_GNA5TAMWCZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnacwqqvms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnacwqqvms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNACWQQVMS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNACWQQVMS-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408139 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNACWQQVMS " "Found entity 1: alt_dspbuilder_cast_GNACWQQVMS" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNAMS3PPNH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408141 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH " "Found entity 1: alt_dspbuilder_cast_GNAMS3PPNH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBBMDRQ7A-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408144 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A " "Found entity 1: alt_dspbuilder_cast_GNBBMDRQ7A" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnbkdimzsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnbkdimzsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBKDIMZSI-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBKDIMZSI-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408147 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBKDIMZSI " "Found entity 1: alt_dspbuilder_cast_GNBKDIMZSI" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408150 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gndhesb5ka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gndhesb5ka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDHESB5KA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDHESB5KA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408153 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDHESB5KA " "Found entity 1: alt_dspbuilder_cast_GNDHESB5KA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDTOV7QCB-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408156 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB " "Found entity 1: alt_dspbuilder_cast_GNDTOV7QCB" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnebwh7z3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnebwh7z3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEBWH7Z3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEBWH7Z3U-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408159 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEBWH7Z3U " "Found entity 1: alt_dspbuilder_cast_GNEBWH7Z3U" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gneiig67tz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gneiig67tz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEIIG67TZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEIIG67TZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408162 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEIIG67TZ " "Found entity 1: alt_dspbuilder_cast_GNEIIG67TZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnel6fjm3v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnel6fjm3v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEL6FJM3V-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEL6FJM3V-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408165 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEL6FJM3V " "Found entity 1: alt_dspbuilder_cast_GNEL6FJM3V" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnfnl24bqq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnfnl24bqq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNFNL24BQQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNFNL24BQQ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408167 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNFNL24BQQ " "Found entity 1: alt_dspbuilder_cast_GNFNL24BQQ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnghp3w5lb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnghp3w5lb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNGHP3W5LB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNGHP3W5LB-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408170 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNGHP3W5LB " "Found entity 1: alt_dspbuilder_cast_GNGHP3W5LB" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnhiwmup5u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnhiwmup5u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHIWMUP5U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHIWMUP5U-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408174 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHIWMUP5U " "Found entity 1: alt_dspbuilder_cast_GNHIWMUP5U" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnhq7l56ra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnhq7l56ra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHQ7L56RA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHQ7L56RA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408177 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHQ7L56RA " "Found entity 1: alt_dspbuilder_cast_GNHQ7L56RA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnj6dwmnk6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnj6dwmnk6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJ6DWMNK6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJ6DWMNK6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408180 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJ6DWMNK6 " "Found entity 1: alt_dspbuilder_cast_GNJ6DWMNK6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnjyjubv3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnjyjubv3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJYJUBV3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJYJUBV3U-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408183 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJYJUBV3U " "Found entity 1: alt_dspbuilder_cast_GNJYJUBV3U" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnkd3jeusd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnkd3jeusd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKD3JEUSD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKD3JEUSD-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKD3JEUSD " "Found entity 1: alt_dspbuilder_cast_GNKD3JEUSD" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnkmayngzh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnkmayngzh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKMAYNGZH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKMAYNGZH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408189 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKMAYNGZH " "Found entity 1: alt_dspbuilder_cast_GNKMAYNGZH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnmbfhmjnm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnmbfhmjnm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMBFHMJNM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMBFHMJNM-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMBFHMJNM " "Found entity 1: alt_dspbuilder_cast_GNMBFHMJNM" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNDZ2WJEB-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408195 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB " "Found entity 1: alt_dspbuilder_cast_GNNDZ2WJEB" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnnqzkmk3e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnnqzkmk3e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNQZKMK3E-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNQZKMK3E-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408198 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNQZKMK3E " "Found entity 1: alt_dspbuilder_cast_GNNQZKMK3E" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnoemjjsit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnoemjjsit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOEMJJSIT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOEMJJSIT-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOEMJJSIT " "Found entity 1: alt_dspbuilder_cast_GNOEMJJSIT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnofo5nix3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnofo5nix3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOFO5NIX3-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOFO5NIX3-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOFO5NIX3 " "Found entity 1: alt_dspbuilder_cast_GNOFO5NIX3" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnouviokvb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnouviokvb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOUVIOKVB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOUVIOKVB-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408206 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOUVIOKVB " "Found entity 1: alt_dspbuilder_cast_GNOUVIOKVB" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnozdxzset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnozdxzset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOZDXZSET-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOZDXZSET-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOZDXZSET " "Found entity 1: alt_dspbuilder_cast_GNOZDXZSET" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnp5j2cfqq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnp5j2cfqq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNP5J2CFQQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNP5J2CFQQ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408213 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNP5J2CFQQ " "Found entity 1: alt_dspbuilder_cast_GNP5J2CFQQ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnpfj7b3o7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnpfj7b3o7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPFJ7B3O7-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPFJ7B3O7-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPFJ7B3O7 " "Found entity 1: alt_dspbuilder_cast_GNPFJ7B3O7" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnpnppc3mh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnpnppc3mh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPNPPC3MH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPNPPC3MH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPNPPC3MH " "Found entity 1: alt_dspbuilder_cast_GNPNPPC3MH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnppzdvxty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnppzdvxty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPPZDVXTY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPPZDVXTY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408222 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPPZDVXTY " "Found entity 1: alt_dspbuilder_cast_GNPPZDVXTY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnq4yfqs5c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnq4yfqs5c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQ4YFQS5C-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQ4YFQS5C-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408225 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQ4YFQS5C " "Found entity 1: alt_dspbuilder_cast_GNQ4YFQS5C" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnqq42cr65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnqq42cr65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQQ42CR65-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQQ42CR65-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408228 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQQ42CR65 " "Found entity 1: alt_dspbuilder_cast_GNQQ42CR65" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnr4r6ofxk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnr4r6ofxk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNR4R6OFXK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNR4R6OFXK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNR4R6OFXK " "Found entity 1: alt_dspbuilder_cast_GNR4R6OFXK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnriszpi4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnriszpi4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRISZPI4K-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRISZPI4K-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408234 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRISZPI4K " "Found entity 1: alt_dspbuilder_cast_GNRISZPI4K" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnrxyryi2j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnrxyryi2j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRXYRYI2J-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRXYRYI2J-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408237 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRXYRYI2J " "Found entity 1: alt_dspbuilder_cast_GNRXYRYI2J" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408240 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnsktjrcbq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnsktjrcbq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSKTJRCBQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSKTJRCBQ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408243 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSKTJRCBQ " "Found entity 1: alt_dspbuilder_cast_GNSKTJRCBQ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnsr6e4bze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnsr6e4bze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSR6E4BZE-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSR6E4BZE-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408246 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSR6E4BZE " "Found entity 1: alt_dspbuilder_cast_GNSR6E4BZE" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnt7y2ulvv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnt7y2ulvv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNT7Y2ULVV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNT7Y2ULVV-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408249 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNT7Y2ULVV " "Found entity 1: alt_dspbuilder_cast_GNT7Y2ULVV" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gntz6z63nn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gntz6z63nn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNTZ6Z63NN-rtl " "Found design unit 1: alt_dspbuilder_cast_GNTZ6Z63NN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNTZ6Z63NN " "Found entity 1: alt_dspbuilder_cast_GNTZ6Z63NN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnu3fokj6w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnu3fokj6w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNU3FOKJ6W-rtl " "Found design unit 1: alt_dspbuilder_cast_GNU3FOKJ6W-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408255 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNU3FOKJ6W " "Found entity 1: alt_dspbuilder_cast_GNU3FOKJ6W" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnudbronp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnudbronp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUDBRONP6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408258 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6 " "Found entity 1: alt_dspbuilder_cast_GNUDBRONP6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUW2C7J4Q-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408261 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q " "Found entity 1: alt_dspbuilder_cast_GNUW2C7J4Q" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUYRTQ4QH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH " "Found entity 1: alt_dspbuilder_cast_GNUYRTQ4QH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnvkztmeyw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnvkztmeyw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVKZTMEYW-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVKZTMEYW-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVKZTMEYW " "Found entity 1: alt_dspbuilder_cast_GNVKZTMEYW" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnw6i55eut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnw6i55eut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNW6I55EUT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNW6I55EUT-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNW6I55EUT " "Found entity 1: alt_dspbuilder_cast_GNW6I55EUT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnxdxnugw4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnxdxnugw4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXDXNUGW4-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXDXNUGW4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408273 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXDXNUGW4 " "Found entity 1: alt_dspbuilder_cast_GNXDXNUGW4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnxsa7apak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnxsa7apak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXSA7APAK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXSA7APAK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408275 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXSA7APAK " "Found entity 1: alt_dspbuilder_cast_GNXSA7APAK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNY3CPVYVD-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408279 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD " "Found entity 1: alt_dspbuilder_cast_GNY3CPVYVD" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnz5l7keum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnz5l7keum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZ5L7KEUM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZ5L7KEUM-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408282 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZ5L7KEUM " "Found entity 1: alt_dspbuilder_cast_GNZ5L7KEUM" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnzeacptpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnzeacptpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZEACPTPO-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZEACPTPO-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408285 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZEACPTPO " "Found entity 1: alt_dspbuilder_cast_GNZEACPTPO" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnzyd62dly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnzyd62dly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZYD62DLY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZYD62DLY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZYD62DLY " "Found entity 1: alt_dspbuilder_cast_GNZYD62DLY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_cast_gnzzo4r4av.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_cast_gnzzo4r4av.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZZO4R4AV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZZO4R4AV-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408291 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZZO4R4AV " "Found entity 1: alt_dspbuilder_cast_GNZZO4R4AV" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408294 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408297 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408300 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2I6BJOVH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH " "Found entity 1: alt_dspbuilder_constant_GN2I6BJOVH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3HHC36SK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408306 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK " "Found entity 1: alt_dspbuilder_constant_GN3HHC36SK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gn5fet4ejh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gn5fet4ejh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5FET4EJH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5FET4EJH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408309 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5FET4EJH " "Found entity 1: alt_dspbuilder_constant_GN5FET4EJH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408312 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408315 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gn7yiucnfv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gn7yiucnfv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN7YIUCNFV-rtl " "Found design unit 1: alt_dspbuilder_constant_GN7YIUCNFV-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408318 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN7YIUCNFV " "Found entity 1: alt_dspbuilder_constant_GN7YIUCNFV" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gna4wr7ccy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gna4wr7ccy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNA4WR7CCY-rtl " "Found design unit 1: alt_dspbuilder_constant_GNA4WR7CCY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNA4WR7CCY " "Found entity 1: alt_dspbuilder_constant_GNA4WR7CCY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gna7agw6yf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gna7agw6yf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNA7AGW6YF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNA7AGW6YF-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNA7AGW6YF " "Found entity 1: alt_dspbuilder_constant_GNA7AGW6YF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408328 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gncihuz7lk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gncihuz7lk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCIHUZ7LK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCIHUZ7LK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408330 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCIHUZ7LK " "Found entity 1: alt_dspbuilder_constant_GNCIHUZ7LK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gncwi5qdad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gncwi5qdad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCWI5QDAD-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCWI5QDAD-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408334 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCWI5QDAD " "Found entity 1: alt_dspbuilder_constant_GNCWI5QDAD" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gndea2mm7q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gndea2mm7q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDEA2MM7Q-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDEA2MM7Q-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408337 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDEA2MM7Q " "Found entity 1: alt_dspbuilder_constant_GNDEA2MM7Q" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnenuhzk52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnenuhzk52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNENUHZK52-rtl " "Found design unit 1: alt_dspbuilder_constant_GNENUHZK52-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408340 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNENUHZK52 " "Found entity 1: alt_dspbuilder_constant_GNENUHZK52" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408343 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnhcjtkreu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnhcjtkreu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHCJTKREU-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHCJTKREU-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408346 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHCJTKREU " "Found entity 1: alt_dspbuilder_constant_GNHCJTKREU" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gniiaayryz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gniiaayryz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNIIAAYRYZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNIIAAYRYZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408348 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNIIAAYRYZ " "Found entity 1: alt_dspbuilder_constant_GNIIAAYRYZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnije6vuo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnije6vuo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNIJE6VUO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNIJE6VUO6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408351 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNIJE6VUO6 " "Found entity 1: alt_dspbuilder_constant_GNIJE6VUO6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnjc6e54ba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnjc6e54ba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNJC6E54BA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNJC6E54BA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408354 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNJC6E54BA " "Found entity 1: alt_dspbuilder_constant_GNJC6E54BA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnld7js37t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnld7js37t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLD7JS37T-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLD7JS37T-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408360 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLD7JS37T " "Found entity 1: alt_dspbuilder_constant_GNLD7JS37T" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnlsc6vflt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnlsc6vflt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLSC6VFLT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLSC6VFLT-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408363 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLSC6VFLT " "Found entity 1: alt_dspbuilder_constant_GNLSC6VFLT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnluer2g5h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnluer2g5h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLUER2G5H-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLUER2G5H-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408367 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLUER2G5H " "Found entity 1: alt_dspbuilder_constant_GNLUER2G5H" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnnioisjl5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnnioisjl5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNIOISJL5-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNIOISJL5-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNIOISJL5 " "Found entity 1: alt_dspbuilder_constant_GNNIOISJL5" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnp7u2hoao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnp7u2hoao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNP7U2HOAO-rtl " "Found design unit 1: alt_dspbuilder_constant_GNP7U2HOAO-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408374 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNP7U2HOAO " "Found entity 1: alt_dspbuilder_constant_GNP7U2HOAO" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnqe5xu76s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnqe5xu76s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQE5XU76S-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQE5XU76S-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQE5XU76S " "Found entity 1: alt_dspbuilder_constant_GNQE5XU76S" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnqqlu6snf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnqqlu6snf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQQLU6SNF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQQLU6SNF-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408380 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQQLU6SNF " "Found entity 1: alt_dspbuilder_constant_GNQQLU6SNF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnrsduiwrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnrsduiwrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRSDUIWRP-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRSDUIWRP-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRSDUIWRP " "Found entity 1: alt_dspbuilder_constant_GNRSDUIWRP" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnrt4bcwlz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnrt4bcwlz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRT4BCWLZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRT4BCWLZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRT4BCWLZ " "Found entity 1: alt_dspbuilder_constant_GNRT4BCWLZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408389 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnsxlt2iga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnsxlt2iga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSXLT2IGA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSXLT2IGA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSXLT2IGA " "Found entity 1: alt_dspbuilder_constant_GNSXLT2IGA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnthqfuuuc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnthqfuuuc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTHQFUUUC-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTHQFUUUC-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408395 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTHQFUUUC " "Found entity 1: alt_dspbuilder_constant_GNTHQFUUUC" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnueqxktb7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnueqxktb7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNUEQXKTB7-rtl " "Found design unit 1: alt_dspbuilder_constant_GNUEQXKTB7-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408398 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNUEQXKTB7 " "Found entity 1: alt_dspbuilder_constant_GNUEQXKTB7" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnutaamd7e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnutaamd7e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNUTAAMD7E-rtl " "Found design unit 1: alt_dspbuilder_constant_GNUTAAMD7E-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408400 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNUTAAMD7E " "Found entity 1: alt_dspbuilder_constant_GNUTAAMD7E" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWFCSDEFM-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408406 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM " "Found entity 1: alt_dspbuilder_constant_GNWFCSDEFM" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnwn5z2mhn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnwn5z2mhn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWN5Z2MHN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWN5Z2MHN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408410 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWN5Z2MHN " "Found entity 1: alt_dspbuilder_constant_GNWN5Z2MHN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnwr35zfkg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnwr35zfkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWR35ZFKG-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWR35ZFKG-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWR35ZFKG " "Found entity 1: alt_dspbuilder_constant_GNWR35ZFKG" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_constant_gnzpnjmqe4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_constant_gnzpnjmqe4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZPNJMQE4-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZPNJMQE4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408416 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZPNJMQE4 " "Found entity 1: alt_dspbuilder_constant_GNZPNJMQE4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gn4hofc7wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gn4hofc7wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN4HOFC7WF-rtl " "Found design unit 1: alt_dspbuilder_counter_GN4HOFC7WF-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408419 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN4HOFC7WF " "Found entity 1: alt_dspbuilder_counter_GN4HOFC7WF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gn6pniq74a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gn6pniq74a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6PNIQ74A-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6PNIQ74A-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6PNIQ74A " "Found entity 1: alt_dspbuilder_counter_GN6PNIQ74A" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gn7z3lcmee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gn7z3lcmee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN7Z3LCMEE-rtl " "Found design unit 1: alt_dspbuilder_counter_GN7Z3LCMEE-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408425 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN7Z3LCMEE " "Found entity 1: alt_dspbuilder_counter_GN7Z3LCMEE" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnjoyhmx5w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnjoyhmx5w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNJOYHMX5W-rtl " "Found design unit 1: alt_dspbuilder_counter_GNJOYHMX5W-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNJOYHMX5W " "Found entity 1: alt_dspbuilder_counter_GNJOYHMX5W" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnjyri37nb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnjyri37nb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNJYRI37NB-rtl " "Found design unit 1: alt_dspbuilder_counter_GNJYRI37NB-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408431 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNJYRI37NB " "Found entity 1: alt_dspbuilder_counter_GNJYRI37NB" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnpvw56bjj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnpvw56bjj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNPVW56BJJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNPVW56BJJ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408434 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNPVW56BJJ " "Found entity 1: alt_dspbuilder_counter_GNPVW56BJJ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnrp3vgeh6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnrp3vgeh6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNRP3VGEH6-rtl " "Found design unit 1: alt_dspbuilder_counter_GNRP3VGEH6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408437 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNRP3VGEH6 " "Found entity 1: alt_dspbuilder_counter_GNRP3VGEH6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gns5zu7dcj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gns5zu7dcj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNS5ZU7DCJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNS5ZU7DCJ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408440 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNS5ZU7DCJ " "Found entity 1: alt_dspbuilder_counter_GNS5ZU7DCJ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnu6mgzbeo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnu6mgzbeo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNU6MGZBEO-rtl " "Found design unit 1: alt_dspbuilder_counter_GNU6MGZBEO-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNU6MGZBEO " "Found entity 1: alt_dspbuilder_counter_GNU6MGZBEO" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnuiv5tx7z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnuiv5tx7z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNUIV5TX7Z-rtl " "Found design unit 1: alt_dspbuilder_counter_GNUIV5TX7Z-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNUIV5TX7Z " "Found entity 1: alt_dspbuilder_counter_GNUIV5TX7Z" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnv2b4flzf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnv2b4flzf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNV2B4FLZF-rtl " "Found design unit 1: alt_dspbuilder_counter_GNV2B4FLZF-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408449 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNV2B4FLZF " "Found entity 1: alt_dspbuilder_counter_GNV2B4FLZF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter_gnvythofeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter_gnvythofeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNVYTHOFEU-rtl " "Found design unit 1: alt_dspbuilder_counter_GNVYTHOFEU-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408452 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNVYTHOFEU " "Found entity 1: alt_dspbuilder_counter_GNVYTHOFEU" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gn3e5tb7ku.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gn3e5tb7ku.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN3E5TB7KU-rtl " "Found design unit 1: alt_dspbuilder_delay_GN3E5TB7KU-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408455 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN3E5TB7KU " "Found entity 1: alt_dspbuilder_delay_GN3E5TB7KU" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408457 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408463 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408465 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "localedgepreserve/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnam6ptfr4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnam6ptfr4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNAM6PTFR4-rtl " "Found design unit 1: alt_dspbuilder_delay_GNAM6PTFR4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408471 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNAM6PTFR4 " "Found entity 1: alt_dspbuilder_delay_GNAM6PTFR4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gncy3keqxh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gncy3keqxh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNCY3KEQXH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNCY3KEQXH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408474 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNCY3KEQXH " "Found entity 1: alt_dspbuilder_delay_GNCY3KEQXH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnf54ioie4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnf54ioie4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNF54IOIE4-rtl " "Found design unit 1: alt_dspbuilder_delay_GNF54IOIE4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408477 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNF54IOIE4 " "Found entity 1: alt_dspbuilder_delay_GNF54IOIE4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gng36nz2pg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gng36nz2pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG-rtl " "Found design unit 1: alt_dspbuilder_delay_GNG36NZ2PG-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408480 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG " "Found entity 1: alt_dspbuilder_delay_GNG36NZ2PG" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gngq56zs4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gngq56zs4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N-rtl " "Found design unit 1: alt_dspbuilder_delay_GNGQ56ZS4N-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408483 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N " "Found entity 1: alt_dspbuilder_delay_GNGQ56ZS4N" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnibriogpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnibriogpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNIBRIOGPR-rtl " "Found design unit 1: alt_dspbuilder_delay_GNIBRIOGPR-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408486 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNIBRIOGPR " "Found entity 1: alt_dspbuilder_delay_GNIBRIOGPR" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnidqk4wdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnidqk4wdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNIDQK4WDH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNIDQK4WDH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408489 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNIDQK4WDH " "Found entity 1: alt_dspbuilder_delay_GNIDQK4WDH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnkpk2iwba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnkpk2iwba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNKPK2IWBA-rtl " "Found design unit 1: alt_dspbuilder_delay_GNKPK2IWBA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408492 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNKPK2IWBA " "Found entity 1: alt_dspbuilder_delay_GNKPK2IWBA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnnqsqig3k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnnqsqig3k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNNQSQIG3K-rtl " "Found design unit 1: alt_dspbuilder_delay_GNNQSQIG3K-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNNQSQIG3K " "Found entity 1: alt_dspbuilder_delay_GNNQSQIG3K" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNQBXYU75H-rtl " "Found design unit 1: alt_dspbuilder_delay_GNQBXYU75H-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408498 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNQBXYU75H " "Found entity 1: alt_dspbuilder_delay_GNQBXYU75H" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gntbdm57lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gntbdm57lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNTBDM57LR-rtl " "Found design unit 1: alt_dspbuilder_delay_GNTBDM57LR-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408501 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNTBDM57LR " "Found entity 1: alt_dspbuilder_delay_GNTBDM57LR" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay_gnuacqwn66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay_gnuacqwn66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNUACQWN66-rtl " "Found design unit 1: alt_dspbuilder_delay_GNUACQWN66-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408504 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNUACQWN66 " "Found entity 1: alt_dspbuilder_delay_GNUACQWN66" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_extract_bit_gnn5fdhw3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_extract_bit_gnn5fdhw3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_extract_bit_GNN5FDHW3U-rtl " "Found design unit 1: alt_dspbuilder_extract_bit_GNN5FDHW3U-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408507 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_extract_bit_GNN5FDHW3U " "Found entity 1: alt_dspbuilder_extract_bit_GNN5FDHW3U" {  } { { "localedgepreserve/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_fifo_gnxj2yajh6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_fifo_gnxj2yajh6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_fifo_GNXJ2YAJH6-rtl " "Found design unit 1: alt_dspbuilder_fifo_GNXJ2YAJH6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_fifo_GNXJ2YAJH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_fifo_GNXJ2YAJH6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408510 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_fifo_GNXJ2YAJH6 " "Found entity 1: alt_dspbuilder_fifo_GNXJ2YAJH6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_fifo_GNXJ2YAJH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_fifo_GNXJ2YAJH6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_scfifoaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_scfifoaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sCFifoAltr-SYN " "Found design unit 1: alt_dspbuilder_sCFifoAltr-SYN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408513 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sCFifoAltr " "Found entity 1: alt_dspbuilder_sCFifoAltr" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408516 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408519 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408525 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408527 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE " "Found entity 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408530 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV " "Found entity 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408533 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_gnaiuqx2fs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_gnaiuqx2fs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNAIUQX2FS-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNAIUQX2FS-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408536 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNAIUQX2FS " "Found entity 1: alt_dspbuilder_logical_bus_op_GNAIUQX2FS" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_sbuslogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_sbuslogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBusLogical " "Found entity 1: alt_dspbuilder_SBusLogical" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_gnzik3bhqu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_gnzik3bhqu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNZIK3BHQU-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNZIK3BHQU-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408542 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNZIK3BHQU " "Found entity 1: alt_dspbuilder_logical_bus_op_GNZIK3BHQU" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_magnitude_gnbhl4wgdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_magnitude_gnbhl4wgdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude_GNBHL4WGDH-rtl " "Found design unit 1: alt_dspbuilder_magnitude_GNBHL4WGDH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408545 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude_GNBHL4WGDH " "Found entity 1: alt_dspbuilder_magnitude_GNBHL4WGDH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gn3yplag7w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gn3yplag7w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN3YPLAG7W-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN3YPLAG7W-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408548 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN3YPLAG7W " "Found entity 1: alt_dspbuilder_memdelay_GN3YPLAG7W" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gn4tpdauqn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gn4tpdauqn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN4TPDAUQN-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN4TPDAUQN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN4TPDAUQN " "Found entity 1: alt_dspbuilder_memdelay_GN4TPDAUQN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408556 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB " "Found entity 1: alt_dspbuilder_memdelay_GN7KC3ZSDB" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnbrikdqtv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnbrikdqtv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNBRIKDQTV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNBRIKDQTV-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408559 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNBRIKDQTV " "Found entity 1: alt_dspbuilder_memdelay_GNBRIKDQTV" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnc4cqzxmx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnc4cqzxmx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNC4CQZXMX-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNC4CQZXMX-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408562 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNC4CQZXMX " "Found entity 1: alt_dspbuilder_memdelay_GNC4CQZXMX" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gndi52l3lz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gndi52l3lz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNDI52L3LZ-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNDI52L3LZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNDI52L3LZ " "Found entity 1: alt_dspbuilder_memdelay_GNDI52L3LZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnf7hjjooi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnf7hjjooi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNF7HJJOOI-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNF7HJJOOI-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNF7HJJOOI " "Found entity 1: alt_dspbuilder_memdelay_GNF7HJJOOI" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnfvl4yt66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnfvl4yt66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNFVL4YT66-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNFVL4YT66-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408571 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNFVL4YT66 " "Found entity 1: alt_dspbuilder_memdelay_GNFVL4YT66" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gni6wyi4f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gni6wyi4f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNI6WYI4F7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNI6WYI4F7-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408574 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNI6WYI4F7 " "Found entity 1: alt_dspbuilder_memdelay_GNI6WYI4F7" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnmcydwhir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnmcydwhir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMCYDWHIR-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMCYDWHIR-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408577 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMCYDWHIR " "Found entity 1: alt_dspbuilder_memdelay_GNMCYDWHIR" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnmizkwfe6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnmizkwfe6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMIZKWFE6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMIZKWFE6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408580 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMIZKWFE6 " "Found entity 1: alt_dspbuilder_memdelay_GNMIZKWFE6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnmyxi7bad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnmyxi7bad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMYXI7BAD-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMYXI7BAD-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408582 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMYXI7BAD " "Found entity 1: alt_dspbuilder_memdelay_GNMYXI7BAD" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnn5nkf6i6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnn5nkf6i6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNN5NKF6I6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNN5NKF6I6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNN5NKF6I6 " "Found entity 1: alt_dspbuilder_memdelay_GNN5NKF6I6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnnhpazcpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnnhpazcpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNNHPAZCPO-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNNHPAZCPO-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408588 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNNHPAZCPO " "Found entity 1: alt_dspbuilder_memdelay_GNNHPAZCPO" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnny7hwc5a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnny7hwc5a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNNY7HWC5A-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNNY7HWC5A-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408591 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNNY7HWC5A " "Found entity 1: alt_dspbuilder_memdelay_GNNY7HWC5A" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnsnji6fhr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnsnji6fhr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNSNJI6FHR-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNSNJI6FHR-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNSNJI6FHR " "Found entity 1: alt_dspbuilder_memdelay_GNSNJI6FHR" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnvrn2jdqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnvrn2jdqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNVRN2JDQS-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNVRN2JDQS-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNVRN2JDQS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNVRN2JDQS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408597 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNVRN2JDQS " "Found entity 1: alt_dspbuilder_memdelay_GNVRN2JDQS" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNVRN2JDQS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNVRN2JDQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnxtkjer6c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnxtkjer6c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXTKJER6C-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXTKJER6C-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXTKJER6C " "Found entity 1: alt_dspbuilder_memdelay_GNXTKJER6C" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gny33g4tjp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gny33g4tjp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNY33G4TJP-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNY33G4TJP-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408606 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNY33G4TJP " "Found entity 1: alt_dspbuilder_memdelay_GNY33G4TJP" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnylppago6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnylppago6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNYLPPAGO6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNYLPPAGO6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408609 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNYLPPAGO6 " "Found entity 1: alt_dspbuilder_memdelay_GNYLPPAGO6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay_gnzwvqqt43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay_gnzwvqqt43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNZWVQQT43-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNZWVQQT43-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNZWVQQT43 " "Found entity 1: alt_dspbuilder_memdelay_GNZWVQQT43" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gn7x7sg76c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gn7x7sg76c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GN7X7SG76C-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GN7X7SG76C-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408615 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GN7X7SG76C " "Found entity 1: alt_dspbuilder_multiplexer_GN7X7SG76C" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408618 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408621 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNAIWAHV3K " "Found entity 1: alt_dspbuilder_multiplexer_GNAIWAHV3K" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gncmv7z7a7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gncmv7z7a7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNCMV7Z7A7-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNCMV7Z7A7-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408625 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNCMV7Z7A7 " "Found entity 1: alt_dspbuilder_multiplexer_GNCMV7Z7A7" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnim5iexf4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnim5iexf4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNIM5IEXF4-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNIM5IEXF4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNIM5IEXF4 " "Found entity 1: alt_dspbuilder_multiplexer_GNIM5IEXF4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnmry6pwyh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnmry6pwyh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNMRY6PWYH-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNMRY6PWYH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408636 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNMRY6PWYH " "Found entity 1: alt_dspbuilder_multiplexer_GNMRY6PWYH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gntg7f5pn7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gntg7f5pn7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNTG7F5PN7-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNTG7F5PN7-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNTG7F5PN7 " "Found entity 1: alt_dspbuilder_multiplexer_GNTG7F5PN7" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408647 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnxy3bafe2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnxy3bafe2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNXY3BAFE2-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNXY3BAFE2-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408653 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNXY3BAFE2 " "Found entity 1: alt_dspbuilder_multiplexer_GNXY3BAFE2" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnzwmfgk4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplexer_gnzwmfgk4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNZWMFGK4N-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNZWMFGK4N-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNZWMFGK4N.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNZWMFGK4N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408658 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNZWMFGK4N " "Found entity 1: alt_dspbuilder_multiplexer_GNZWMFGK4N" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNZWMFGK4N.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNZWMFGK4N.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gn2gjcftfe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gn2gjcftfe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN2GJCFTFE-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN2GJCFTFE-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408664 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN2GJCFTFE " "Found entity 1: alt_dspbuilder_multiplier_GN2GJCFTFE" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408668 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408672 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "localedgepreserve/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408676 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "localedgepreserve/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "localedgepreserve/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gn2racakcq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gn2racakcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN2RACAKCQ-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN2RACAKCQ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408683 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN2RACAKCQ " "Found entity 1: alt_dspbuilder_multiplier_GN2RACAKCQ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gn4lmow2wu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gn4lmow2wu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN4LMOW2WU-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN4LMOW2WU-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408687 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN4LMOW2WU " "Found entity 1: alt_dspbuilder_multiplier_GN4LMOW2WU" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gn4oqutwto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gn4oqutwto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN4OQUTWTO-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN4OQUTWTO-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408690 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN4OQUTWTO " "Found entity 1: alt_dspbuilder_multiplier_GN4OQUTWTO" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gn64hzkyca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gn64hzkyca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN64HZKYCA-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN64HZKYCA-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408694 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN64HZKYCA " "Found entity 1: alt_dspbuilder_multiplier_GN64HZKYCA" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnkteww72g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnkteww72g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNKTEWW72G-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNKTEWW72G-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408697 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNKTEWW72G " "Found entity 1: alt_dspbuilder_multiplier_GNKTEWW72G" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnsfko7633.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnsfko7633.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNSFKO7633-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNSFKO7633-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408700 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNSFKO7633 " "Found entity 1: alt_dspbuilder_multiplier_GNSFKO7633" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnt7yvh2ry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnt7yvh2ry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNT7YVH2RY-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNT7YVH2RY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408704 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNT7YVH2RY " "Found entity 1: alt_dspbuilder_multiplier_GNT7YVH2RY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnusat2vbo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnusat2vbo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNUSAT2VBO-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNUSAT2VBO-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408707 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNUSAT2VBO " "Found entity 1: alt_dspbuilder_multiplier_GNUSAT2VBO" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnwzakupa4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnwzakupa4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNWZAKUPA4-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNWZAKUPA4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNWZAKUPA4 " "Found entity 1: alt_dspbuilder_multiplier_GNWZAKUPA4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnxx7e2rlj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnxx7e2rlj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNXX7E2RLJ-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNXX7E2RLJ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408715 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNXX7E2RLJ " "Found entity 1: alt_dspbuilder_multiplier_GNXX7E2RLJ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier_gnyactweaf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier_gnyactweaf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNYACTWEAF-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNYACTWEAF-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNYACTWEAF " "Found entity 1: alt_dspbuilder_multiplier_GNYACTWEAF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gndv6tke3o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gndv6tke3o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNDV6TKE3O-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNDV6TKE3O-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNDV6TKE3O " "Found entity 1: alt_dspbuilder_parallel_adder_GNDV6TKE3O" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408729 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gneeonfx37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gneeonfx37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNEEONFX37-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNEEONFX37-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408735 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNEEONFX37 " "Found entity 1: alt_dspbuilder_parallel_adder_GNEEONFX37" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gnnq3fwltp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gnnq3fwltp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNNQ3FWLTP-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNNQ3FWLTP-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408741 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNNQ3FWLTP " "Found entity 1: alt_dspbuilder_parallel_adder_GNNQ3FWLTP" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gnritcugpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_parallel_adder_gnritcugpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNRITCUGPT-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNRITCUGPT-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408748 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNRITCUGPT " "Found entity 1: alt_dspbuilder_parallel_adder_GNRITCUGPT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408752 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408758 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I " "Found entity 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408761 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK " "Found entity 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408765 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408768 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gn6tdlhaw6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gn6tdlhaw6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN6TDLHAW6-rtl " "Found design unit 1: alt_dspbuilder_port_GN6TDLHAW6-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN6TDLHAW6 " "Found entity 1: alt_dspbuilder_port_GN6TDLHAW6" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnbo6omo5y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnbo6omo5y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y-rtl " "Found design unit 1: alt_dspbuilder_port_GNBO6OMO5Y-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y " "Found entity 1: alt_dspbuilder_port_GNBO6OMO5Y" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnh2fmnpff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnh2fmnpff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNH2FMNPFF-rtl " "Found design unit 1: alt_dspbuilder_port_GNH2FMNPFF-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408784 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNH2FMNPFF " "Found entity 1: alt_dspbuilder_port_GNH2FMNPFF" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnjvfjm3at.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnjvfjm3at.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT-rtl " "Found design unit 1: alt_dspbuilder_port_GNJVFJM3AT-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408787 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT " "Found entity 1: alt_dspbuilder_port_GNJVFJM3AT" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnkzfr37zh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnkzfr37zh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH-rtl " "Found design unit 1: alt_dspbuilder_port_GNKZFR37ZH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH " "Found entity 1: alt_dspbuilder_port_GNKZFR37ZH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnla26ejah.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnla26ejah.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNLA26EJAH-rtl " "Found design unit 1: alt_dspbuilder_port_GNLA26EJAH-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408793 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNLA26EJAH " "Found entity 1: alt_dspbuilder_port_GNLA26EJAH" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ-rtl " "Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408796 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ " "Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_port_gnu6zt2wrz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_port_gnu6zt2wrz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNU6ZT2WRZ-rtl " "Found design unit 1: alt_dspbuilder_port_GNU6ZT2WRZ-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408799 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNU6ZT2WRZ " "Found entity 1: alt_dspbuilder_port_GNU6ZT2WRZ" {  } { { "localedgepreserve/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408803 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "localedgepreserve/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_logical_bus_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op " "Found entity 1: alt_dspbuilder_logical_bus_op" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/localedgepreserve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/localedgepreserve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve-rtl " "Found design unit 1: localedgepreserve-rtl" {  } { { "localedgepreserve/hdl/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408811 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve " "Found entity 1: localedgepreserve" {  } { { "localedgepreserve/hdl/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408813 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "localedgepreserve/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/dual_port_ram_sync_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/dual_port_ram_sync_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync_import-rtl " "Found design unit 1: dual_port_ram_sync_import-rtl" {  } { { "localedgepreserve/hdl/dual_port_ram_sync_import.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/dual_port_ram_sync_import.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408818 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync_import " "Found entity 1: dual_port_ram_sync_import" {  } { { "localedgepreserve/hdl/dual_port_ram_sync_import.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/dual_port_ram_sync_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/div_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/div_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_import-rtl " "Found design unit 1: div_import-rtl" {  } { { "localedgepreserve/hdl/div_import.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/div_import.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408821 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_import " "Found entity 1: div_import" {  } { { "localedgepreserve/hdl/div_import.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/div_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408823 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408826 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "localedgepreserve/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408831 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408836 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "localedgepreserve/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_extract_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_extract_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_extract_bit-rtl " "Found design unit 1: alt_dspbuilder_extract_bit-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_extract_bit.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_extract_bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408841 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_extract_bit " "Found entity 1: alt_dspbuilder_extract_bit" {  } { { "localedgepreserve/hdl/alt_dspbuilder_extract_bit.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_extract_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "localedgepreserve/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408847 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/alt_dspbuilder_magnitude.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/alt_dspbuilder_magnitude.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude-rtl " "Found design unit 1: alt_dspbuilder_magnitude-rtl" {  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude " "Found entity 1: alt_dspbuilder_magnitude" {  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/hdl/dual_port_ram_sync2_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/hdl/dual_port_ram_sync2_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync2_import-rtl " "Found design unit 1: dual_port_ram_sync2_import-rtl" {  } { { "localedgepreserve/hdl/dual_port_ram_sync2_import.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/dual_port_ram_sync2_import.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408853 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync2_import " "Found entity 1: dual_port_ram_sync2_import" {  } { { "localedgepreserve/hdl/dual_port_ram_sync2_import.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/dual_port_ram_sync2_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/dual_port_ram_sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/dual_port_ram_sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync2-rtl " "Found design unit 1: dual_port_ram_sync2-rtl" {  } { { "localedgepreserve/dual_port_ram_sync2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/dual_port_ram_sync2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408856 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync2 " "Found entity 1: dual_port_ram_sync2" {  } { { "localedgepreserve/dual_port_ram_sync2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/dual_port_ram_sync2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/dual_port_ram_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file localedgepreserve/dual_port_ram_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync-rtl " "Found design unit 1: dual_port_ram_sync-rtl" {  } { { "localedgepreserve/dual_port_ram_sync.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/dual_port_ram_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408859 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync " "Found entity 1: dual_port_ram_sync" {  } { { "localedgepreserve/dual_port_ram_sync.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/dual_port_ram_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "localedgepreserve/div.v 1 1 " "Found 1 design units, including 1 entities, in source file localedgepreserve/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "localedgepreserve/div.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_repo/avalon_filter_3x3/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_repo/avalon_filter_3x3/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "ip_repo/avalon_filter_3x3/shift.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/ip_repo/avalon_filter_3x3/shift.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_repo/avalon_filter_3x3/register.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_repo/avalon_filter_3x3/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "ip_repo/avalon_filter_3x3/register.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/ip_repo/avalon_filter_3x3/register.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_repo/avalon_filter_3x3/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_repo/avalon_filter_3x3/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "ip_repo/avalon_filter_3x3/qmults.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/ip_repo/avalon_filter_3x3/qmults.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_repo/avalon_filter_3x3/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_repo/avalon_filter_3x3/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "ip_repo/avalon_filter_3x3/qadd.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/ip_repo/avalon_filter_3x3/qadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_repo/avalon_filter_3x3/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_repo/avalon_filter_3x3/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "ip_repo/avalon_filter_3x3/mac.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/ip_repo/avalon_filter_3x3/mac.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_repo/avalon_filter_3x3/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_repo/avalon_filter_3x3/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "ip_repo/avalon_filter_3x3/conv.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/ip_repo/avalon_filter_3x3/conv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/de2i_150_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/de2i_150_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys " "Found entity 1: de2i_150_qsys" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter_001 " "Found entity 1: de2i_150_qsys_avalon_st_adapter_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073408998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073408998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter " "Found entity 1: de2i_150_qsys_avalon_st_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: de2i_150_qsys_avalon_st_adapter_data_format_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_irq_mapper " "Found entity 1: de2i_150_qsys_irq_mapper" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2 " "Found entity 1: de2i_150_qsys_mm_interconnect_2" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409102 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409166 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409166 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409166 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409166 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409238 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_router_002_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_2_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409260 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_2_router_002 " "Found entity 2: de2i_150_qsys_mm_interconnect_2_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_2_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409273 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_2_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_2_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_2_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409285 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_2_router " "Found entity 2: de2i_150_qsys_mm_interconnect_2_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1 " "Found entity 1: de2i_150_qsys_mm_interconnect_1" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409397 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409411 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409544 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_007 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_007" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409557 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_006 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409571 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_003 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409584 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_002 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409598 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409614 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1559073409616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_video_dma_write " "Found entity 1: de2i_150_qsys_video_dma_write" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_video_dma2_read " "Found entity 1: de2i_150_qsys_video_dma2_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_video_dma1_read " "Found entity 1: de2i_150_qsys_video_dma1_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_sdram_input_efifo_module " "Found entity 1: de2i_150_qsys_sdram_input_efifo_module" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409662 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_sdram " "Found entity 2: de2i_150_qsys_sdram" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip " "Found entity 1: de2i_150_qsys_pcie_ip" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409683 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559073409686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409692 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1559073409695 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1559073409695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 " "Found entity 1: de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409791 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_pcie_ip_altgx_internal " "Found entity 2: de2i_150_qsys_pcie_ip_altgx_internal" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409824 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409824 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409824 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073409995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073409995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073409999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "de2i_150_qsys/synthesis/submodules/csr_block.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "de2i_150_qsys/synthesis/submodules/response_block.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "de2i_150_qsys/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "de2i_150_qsys/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve-rtl " "Found design unit 1: localedgepreserve-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410074 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve " "Found entity 1: localedgepreserve" {  } { { "de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_image1_padding " "Found entity 1: de2i_150_qsys_image1_padding" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "de2i_150_qsys/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "de2i_150_qsys/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "de2i_150_qsys/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "de2i_150_qsys/synthesis/submodules/read_burst_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_altpll_qsys_dffpipe_l2c " "Found entity 1: de2i_150_qsys_altpll_qsys_dffpipe_l2c" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410245 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_altpll_qsys_stdsync_sv6 " "Found entity 2: de2i_150_qsys_altpll_qsys_stdsync_sv6" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410245 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2i_150_qsys_altpll_qsys_altpll_qcu2 " "Found entity 3: de2i_150_qsys_altpll_qsys_altpll_qcu2" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410245 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2i_150_qsys_altpll_qsys " "Found entity 4: de2i_150_qsys_altpll_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410293 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073410296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (de2i_150_qsys) " "Found design unit 1: alt_vipvfr131_common_package (de2i_150_qsys)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410362 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410368 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410371 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410374 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410380 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559073410424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559073410453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559073410491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073410516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073410516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073410644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073410644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073410644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073410644 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559073410753 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559073410753 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559073410753 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559073410755 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de2i_150_qsys_pcie.v(441) " "Verilog HDL Module Instantiation warning at de2i_150_qsys_pcie.v(441): ignored dangling comma in List of Port Connections" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1559073414846 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "de2i_150_qsys_pcie de2i_150_qsys_pcie.v(210) " "Verilog Module Declaration warning at de2i_150_qsys_pcie.v(210): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"de2i_150_qsys_pcie\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 210 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073414846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2i_150_qsys_pcie.v 1 1 " "Using design file de2i_150_qsys_pcie.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie " "Found entity 1: de2i_150_qsys_pcie" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073414859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559073414859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2i_150_qsys_pcie " "Elaborating entity \"de2i_150_qsys_pcie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559073414883 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA de2i_150_qsys_pcie.v(256) " "Output port \"ENET_TX_DATA\" at de2i_150_qsys_pcie.v(256) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414885 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR de2i_150_qsys_pcie.v(272) " "Output port \"FS_ADDR\" at de2i_150_qsys_pcie.v(272) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414885 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2i_150_qsys_pcie.v(282) " "Output port \"HEX0\" at de2i_150_qsys_pcie.v(282) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414885 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2i_150_qsys_pcie.v(283) " "Output port \"HEX1\" at de2i_150_qsys_pcie.v(283) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414885 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2i_150_qsys_pcie.v(284) " "Output port \"HEX2\" at de2i_150_qsys_pcie.v(284) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414885 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2i_150_qsys_pcie.v(285) " "Output port \"HEX3\" at de2i_150_qsys_pcie.v(285) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414885 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2i_150_qsys_pcie.v(286) " "Output port \"HEX4\" at de2i_150_qsys_pcie.v(286) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2i_150_qsys_pcie.v(287) " "Output port \"HEX5\" at de2i_150_qsys_pcie.v(287) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 de2i_150_qsys_pcie.v(288) " "Output port \"HEX6\" at de2i_150_qsys_pcie.v(288) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 de2i_150_qsys_pcie.v(289) " "Output port \"HEX7\" at de2i_150_qsys_pcie.v(289) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] de2i_150_qsys_pcie.v(328) " "Output port \"LEDG\[7..0\]\" at de2i_150_qsys_pcie.v(328) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2i_150_qsys_pcie.v(331) " "Output port \"LEDR\" at de2i_150_qsys_pcie.v(331) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE de2i_150_qsys_pcie.v(355) " "Output port \"SSRAM_BE\" at de2i_150_qsys_pcie.v(355) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK de2i_150_qsys_pcie.v(239) " "Output port \"EEP_I2C_SCLK\" at de2i_150_qsys_pcie.v(239) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK de2i_150_qsys_pcie.v(243) " "Output port \"ENET_GTX_CLK\" at de2i_150_qsys_pcie.v(243) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC de2i_150_qsys_pcie.v(246) " "Output port \"ENET_MDC\" at de2i_150_qsys_pcie.v(246) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N de2i_150_qsys_pcie.v(248) " "Output port \"ENET_RST_N\" at de2i_150_qsys_pcie.v(248) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN de2i_150_qsys_pcie.v(257) " "Output port \"ENET_TX_EN\" at de2i_150_qsys_pcie.v(257) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER de2i_150_qsys_pcie.v(258) " "Output port \"ENET_TX_ER\" at de2i_150_qsys_pcie.v(258) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de2i_150_qsys_pcie.v(264) " "Output port \"FL_CE_N\" at de2i_150_qsys_pcie.v(264) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de2i_150_qsys_pcie.v(265) " "Output port \"FL_OE_N\" at de2i_150_qsys_pcie.v(265) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414886 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de2i_150_qsys_pcie.v(267) " "Output port \"FL_WE_N\" at de2i_150_qsys_pcie.v(267) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de2i_150_qsys_pcie.v(268) " "Output port \"FL_WP_N\" at de2i_150_qsys_pcie.v(268) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N de2i_150_qsys_pcie.v(269) " "Output port \"FL_RESET_N\" at de2i_150_qsys_pcie.v(269) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK de2i_150_qsys_pcie.v(278) " "Output port \"G_SENSOR_SCLK\" at de2i_150_qsys_pcie.v(278) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 de2i_150_qsys_pcie.v(297) " "Output port \"HSMC_CLKOUT0\" at de2i_150_qsys_pcie.v(297) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_I2C_SCLK de2i_150_qsys_pcie.v(303) " "Output port \"HSMC_I2C_SCLK\" at de2i_150_qsys_pcie.v(303) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de2i_150_qsys_pcie.v(311) " "Output port \"I2C_SCLK\" at de2i_150_qsys_pcie.v(311) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2i_150_qsys_pcie.v(322) " "Output port \"LCD_EN\" at de2i_150_qsys_pcie.v(322) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON de2i_150_qsys_pcie.v(323) " "Output port \"LCD_ON\" at de2i_150_qsys_pcie.v(323) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 323 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2i_150_qsys_pcie.v(324) " "Output port \"LCD_RS\" at de2i_150_qsys_pcie.v(324) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2i_150_qsys_pcie.v(325) " "Output port \"LCD_RW\" at de2i_150_qsys_pcie.v(325) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de2i_150_qsys_pcie.v(342) " "Output port \"SD_CLK\" at de2i_150_qsys_pcie.v(342) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT de2i_150_qsys_pcie.v(349) " "Output port \"SMA_CLKOUT\" at de2i_150_qsys_pcie.v(349) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N de2i_150_qsys_pcie.v(352) " "Output port \"SSRAM_ADSC_N\" at de2i_150_qsys_pcie.v(352) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N de2i_150_qsys_pcie.v(353) " "Output port \"SSRAM_ADSP_N\" at de2i_150_qsys_pcie.v(353) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N de2i_150_qsys_pcie.v(354) " "Output port \"SSRAM_ADV_N\" at de2i_150_qsys_pcie.v(354) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK de2i_150_qsys_pcie.v(356) " "Output port \"SSRAM_CLK\" at de2i_150_qsys_pcie.v(356) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N de2i_150_qsys_pcie.v(357) " "Output port \"SSRAM_GW_N\" at de2i_150_qsys_pcie.v(357) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414887 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N de2i_150_qsys_pcie.v(358) " "Output port \"SSRAM_OE_N\" at de2i_150_qsys_pcie.v(358) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N de2i_150_qsys_pcie.v(359) " "Output port \"SSRAM_WE_N\" at de2i_150_qsys_pcie.v(359) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N de2i_150_qsys_pcie.v(360) " "Output port \"SSRAM0_CE_N\" at de2i_150_qsys_pcie.v(360) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N de2i_150_qsys_pcie.v(361) " "Output port \"SSRAM1_CE_N\" at de2i_150_qsys_pcie.v(361) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de2i_150_qsys_pcie.v(370) " "Output port \"TD_RESET_N\" at de2i_150_qsys_pcie.v(370) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS de2i_150_qsys_pcie.v(375) " "Output port \"UART_RTS\" at de2i_150_qsys_pcie.v(375) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de2i_150_qsys_pcie.v(377) " "Output port \"UART_TXD\" at de2i_150_qsys_pcie.v(377) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073414888 "|de2i_150_qsys_pcie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys de2i_150_qsys:u0 " "Elaborating entity \"de2i_150_qsys\" for hierarchy \"de2i_150_qsys:u0\"" {  } { { "de2i_150_qsys_pcie.v" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073414943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "alt_vip_itc_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073415031 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073415986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12804 " "Parameter \"lpm_numwords\" = \"12804\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073415986 ""}  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073415986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vok1 " "Found entity 1: dcfifo_vok1" {  } { { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vok1 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated " "Elaborating entity \"dcfifo_vok1\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_5mb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_5mb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_5mb " "Found entity 1: a_gray2bin_5mb" {  } { { "db/a_gray2bin_5mb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_gray2bin_5mb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_5mb de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_gray2bin_5mb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_5mb\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_gray2bin_5mb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_vok1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4b7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4b7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4b7 " "Found entity 1: a_graycounter_4b7" {  } { { "db/a_graycounter_4b7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_graycounter_4b7.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4b7 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p " "Elaborating entity \"a_graycounter_4b7\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p\"" {  } { { "db/dcfifo_vok1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_0pc " "Found entity 1: a_graycounter_0pc" {  } { { "db/a_graycounter_0pc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_graycounter_0pc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_0pc de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_0pc:wrptr_g1p " "Elaborating entity \"a_graycounter_0pc\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_0pc:wrptr_g1p\"" {  } { { "db/dcfifo_vok1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a671 " "Found entity 1: altsyncram_a671" {  } { { "db/altsyncram_a671.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_a671.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a671 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram " "Elaborating entity \"altsyncram_a671\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\"" {  } { { "db/dcfifo_vok1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4c7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4c7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4c7 " "Found entity 1: decode_4c7" {  } { { "db/decode_4c7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/decode_4c7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4c7 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|decode_4c7:decode12 " "Elaborating entity \"decode_4c7\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|decode_4c7:decode12\"" {  } { { "db/altsyncram_a671.tdf" "decode12" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_a671.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_388.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_388.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_388 " "Found entity 1: mux_388" {  } { { "db/mux_388.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_388.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_388 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|mux_388:mux13 " "Elaborating entity \"mux_388\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|mux_388:mux13\"" {  } { { "db/altsyncram_a671.tdf" "mux13" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_a671.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_vok1.tdf" "rdaclr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_te9:rs_brp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_vok1.tdf" "rs_brp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_vok1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073416967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073416967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe17 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe17\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe17" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073416992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073417073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_vok1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073417125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe20 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe20\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8a6 " "Found entity 1: cmpr_8a6" {  } { { "db/cmpr_8a6.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_8a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073417225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8a6 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_8a6:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_8a6\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_8a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vok1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7a6 " "Found entity 1: cmpr_7a6" {  } { { "db/cmpr_7a6.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_7a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073417315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7a6 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_7a6:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_7a6\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_7a6:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vok1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_d68.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073417559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_d68\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vok1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 107 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "alt_vip_vfr_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417831 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417835 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417835 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417835 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417835 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073417837 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073417862 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073417969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073418052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418227 ""}  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073418227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22m1 " "Found entity 1: altsyncram_22m1" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073418341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073418341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22m1 de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated " "Elaborating entity \"altsyncram_22m1\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418356 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 337 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 440 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559073418358 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073418559 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418610 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073418612 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073418789 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073418839 ""}  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073418839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sll1 " "Found entity 1: altsyncram_sll1" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073418956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073418956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sll1 de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated " "Elaborating entity \"altsyncram_sll1\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073418971 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 337 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 440 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559073418973 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419362 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073419364 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559073419364 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073419364 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073419364 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559073419364 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073419364 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419438 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559073419441 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073419442 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419442 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419442 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419442 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419520 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559073419529 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073419529 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419529 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419529 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419529 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419529 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419530 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419563 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559073419567 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073419567 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073419567 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419568 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419569 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073419570 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys " "Elaborating entity \"de2i_150_qsys_altpll_qsys\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "altpll_qsys" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys_stdsync_sv6 de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2 " "Elaborating entity \"de2i_150_qsys_altpll_qsys_stdsync_sv6\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "stdsync2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys_dffpipe_l2c de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2\|de2i_150_qsys_altpll_qsys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"de2i_150_qsys_altpll_qsys_dffpipe_l2c\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2\|de2i_150_qsys_altpll_qsys_dffpipe_l2c:dffpipe3\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "dffpipe3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys_altpll_qcu2 de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1 " "Elaborating entity \"de2i_150_qsys_altpll_qsys_altpll_qcu2\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "sd1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "buffer1_read" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "buffer_write" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master de2i_150_qsys:u0\|read_master:dma_read_master " "Elaborating entity \"read_master\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "dma_read_master" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419839 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073419843 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter de2i_150_qsys:u0\|read_master:dma_read_master\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073419866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073420234 ""}  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073420234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0b11 " "Found entity 1: scfifo_0b11" {  } { { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073420330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073420330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0b11 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated " "Elaborating entity \"scfifo_0b11\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j211 " "Found entity 1: a_dpfifo_j211" {  } { { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073420379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073420379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j211 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo " "Elaborating entity \"a_dpfifo_j211\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\"" {  } { { "db/scfifo_0b11.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oh1 " "Found entity 1: altsyncram_1oh1" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073420520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073420520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oh1 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram " "Elaborating entity \"altsyncram_1oh1\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\"" {  } { { "db/a_dpfifo_j211.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q19.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q19.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q19 " "Found entity 1: cmpr_q19" {  } { { "db/cmpr_q19.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_q19.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073420635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073420635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q19 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:almost_full_comparer " "Elaborating entity \"cmpr_q19\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:almost_full_comparer\"" {  } { { "db/a_dpfifo_j211.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q19 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:three_comparison " "Elaborating entity \"cmpr_q19\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:three_comparison\"" {  } { { "db/a_dpfifo_j211.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7tb " "Found entity 1: cntr_7tb" {  } { { "db/cntr_7tb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_7tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073420829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073420829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7tb de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_7tb:rd_ptr_msb " "Elaborating entity \"cntr_7tb\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_7tb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_j211.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kt7 " "Found entity 1: cntr_kt7" {  } { { "db/cntr_kt7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_kt7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073420942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073420942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kt7 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_kt7:usedw_counter " "Elaborating entity \"cntr_kt7\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_kt7:usedw_counter\"" {  } { { "db/a_dpfifo_j211.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073420970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8tb " "Found entity 1: cntr_8tb" {  } { { "db/cntr_8tb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_8tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073421049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073421049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8tb de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_8tb:wr_ptr " "Elaborating entity \"cntr_8tb\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_8tb:wr_ptr\"" {  } { { "db/a_dpfifo_j211.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control de2i_150_qsys:u0\|read_master:dma_read_master\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|read_burst_control:the_read_burst_control\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master de2i_150_qsys:u0\|write_master:dma_write_master " "Elaborating entity \"write_master\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "dma_write_master" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421169 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073421173 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073421424 ""}  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073421424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1b11 " "Found entity 1: scfifo_1b11" {  } { { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073421525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073421525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1b11 de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated " "Elaborating entity \"scfifo_1b11\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k211 " "Found entity 1: a_dpfifo_k211" {  } { { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073421572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073421572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k211 de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo " "Elaborating entity \"a_dpfifo_k211\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\"" {  } { { "db/scfifo_1b11.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3oh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3oh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3oh1 " "Found entity 1: altsyncram_3oh1" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073421679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073421679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3oh1 de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram " "Elaborating entity \"altsyncram_3oh1\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\"" {  } { { "db/a_dpfifo_k211.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter de2i_150_qsys:u0\|write_master:dma_write_master\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073421992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control de2i_150_qsys:u0\|write_master:dma_write_master\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|write_burst_control:the_write_burst_control\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422109 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073422111 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_image1_padding de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding " "Elaborating entity \"de2i_150_qsys_image1_padding\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "image1_padding" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073422189 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image1_padding:image1_padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073422189 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image1_padding:image1_padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image1_padding.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image1_padding:image1_padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073422244 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image1_padding:image1_padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073422244 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image1_padding:image1_padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve de2i_150_qsys:u0\|localedgepreserve:image_fusion " "Elaborating entity \"localedgepreserve\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "image_fusion" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0 " "Elaborating entity \"localedgepreserve_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" "\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422487 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073422487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422529 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073422529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "source_ready_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNIM5IEXF4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNIM5IEXF4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073422585 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073422691 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073422691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kbe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kbe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kbe " "Found entity 1: mux_kbe" {  } { { "db/mux_kbe.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_kbe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073422780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073422780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kbe de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_kbe:auto_generated " "Elaborating entity \"mux_kbe\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_kbe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "multiplexeruser_aclrgnd" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "multiplexerenavcc" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_extract_bit_GNN5FDHW3U de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_extract_bit_GNN5FDHW3U:extract_bit " "Elaborating entity \"alt_dspbuilder_extract_bit_GNN5FDHW3U\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_extract_bit_GNN5FDHW3U:extract_bit\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "extract_bit" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "localedgepreserve_fusion_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNSFKO7633 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNSFKO7633\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073422936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423075 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073423075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ant.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ant.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ant " "Found entity 1: mult_ant" {  } { { "db/mult_ant.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_ant.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073423180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073423180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ant de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_ant:auto_generated " "Elaborating entity \"mult_ant\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_ant:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUYRTQ4QH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNUYRTQ4QH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "binary_point_casting1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_image_out_2_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_port_GNA5S4SQDN:pixel_in_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_port_GNA5S4SQDN:pixel_in_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "pixel_in_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073423568 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073423568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jk " "Found entity 1: add_sub_2jk" {  } { { "db/add_sub_2jk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_2jk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073423665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073423665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2jk de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_2jk:auto_generated " "Elaborating entity \"add_sub_2jk\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_2jk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBO6OMO5Y de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|alt_dspbuilder_port_GNBO6OMO5Y:b_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNBO6OMO5Y\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|alt_dspbuilder_port_GNBO6OMO5Y:b_out_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "b_out_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN3E5TB7KU de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GN3E5TB7KU\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNNHPAZCPO de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNNHPAZCPO\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073423995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073424192 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073424192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mjv " "Found entity 1: shift_taps_mjv" {  } { { "db/shift_taps_mjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_mjv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073424278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073424278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_mjv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated " "Elaborating entity \"shift_taps_mjv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgd1 " "Found entity 1: altsyncram_qgd1" {  } { { "db/altsyncram_qgd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_qgd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073424379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073424379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgd1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|altsyncram_qgd1:altsyncram2 " "Elaborating entity \"altsyncram_qgd1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|altsyncram_qgd1:altsyncram2\"" {  } { { "db/shift_taps_mjv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_mjv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t1g " "Found entity 1: cntr_t1g" {  } { { "db/cntr_t1g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_t1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073424469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073424469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t1g de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|cntr_t1g:cntr1 " "Elaborating entity \"cntr_t1g\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|cntr_t1g:cntr1\"" {  } { { "db/shift_taps_mjv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_mjv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1mc " "Found entity 1: cmpr_1mc" {  } { { "db/cmpr_1mc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_1mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073424561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073424561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1mc de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|cntr_t1g:cntr1\|cmpr_1mc:cmpr6 " "Elaborating entity \"cmpr_1mc\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|cntr_t1g:cntr1\|cmpr_1mc:cmpr6\"" {  } { { "db/cntr_t1g.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_t1g.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jhh " "Found entity 1: cntr_jhh" {  } { { "db/cntr_jhh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_jhh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073424663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073424663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jhh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|cntr_jhh:cntr3 " "Elaborating entity \"cntr_jhh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mjv:auto_generated\|cntr_jhh:cntr3\"" {  } { { "db/shift_taps_mjv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_mjv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073424679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNT7YVH2RY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNT7YVH2RY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425183 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073425183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5nt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5nt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5nt " "Found entity 1: mult_5nt" {  } { { "db/mult_5nt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_5nt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073425279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073425279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5nt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_5nt:auto_generated " "Elaborating entity \"mult_5nt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_5nt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNRITCUGPT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNRITCUGPT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425393 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073425393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u1i " "Found entity 1: add_sub_u1i" {  } { { "db/add_sub_u1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_u1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073425504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073425504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_u1i:auto_generated " "Elaborating entity \"add_sub_u1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_u1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073425956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073425956 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073425956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v1i " "Found entity 1: add_sub_v1i" {  } { { "db/add_sub_v1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_v1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073426079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073426079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_v1i:auto_generated " "Elaborating entity \"add_sub_v1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_v1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426388 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073426388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_02i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_02i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_02i " "Found entity 1: add_sub_02i" {  } { { "db/add_sub_02i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_02i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073426492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073426492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_02i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_02i:auto_generated " "Elaborating entity \"add_sub_02i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_02i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073426671 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073426671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_12i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_12i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_12i " "Found entity 1: add_sub_12i" {  } { { "db/add_sub_12i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_12i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073426773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073426773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_12i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_12i:auto_generated " "Elaborating entity \"add_sub_12i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_12i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNUTAAMD7E de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_constant_GNUTAAMD7E:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNUTAAMD7E\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_constant_GNUTAAMD7E:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNTZ6Z63NN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNTZ6Z63NN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHQ7L56RA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNHQ7L56RA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "cast1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073426997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073427159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073427186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNF54IOIE4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNF54IOIE4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073427223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073428154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN4OQUTWTO de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN4OQUTWTO\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073428193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073428203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073428230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073428232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073428232 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073428232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7nt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7nt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7nt " "Found entity 1: mult_7nt" {  } { { "db/mult_7nt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_7nt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073428330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073428330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7nt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_7nt:auto_generated " "Elaborating entity \"mult_7nt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_7nt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073428343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6RUFTBHU de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10 " "Elaborating entity \"alt_dspbuilder_cast_GN6RUFTBHU\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "cast10" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRISZPI4K de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11 " "Elaborating entity \"alt_dspbuilder_cast_GNRISZPI4K\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "cast11" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073429767 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN64HZKYCA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GN64HZKYCA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073429819 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073429819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ckt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ckt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ckt " "Found entity 1: mult_ckt" {  } { { "db/mult_ckt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_ckt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073429911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073429911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ckt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_ckt:auto_generated " "Elaborating entity \"mult_ckt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_ckt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNFVL4YT66 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNFVL4YT66\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073429982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 649 " "Parameter \"tap_distance\" = \"649\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073430103 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073430103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_giv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_giv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_giv " "Found entity 1: shift_taps_giv" {  } { { "db/shift_taps_giv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_giv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073430195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073430195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_giv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated " "Elaborating entity \"shift_taps_giv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdd1 " "Found entity 1: altsyncram_rdd1" {  } { { "db/altsyncram_rdd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_rdd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073430285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073430285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdd1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\|altsyncram_rdd1:altsyncram2 " "Elaborating entity \"altsyncram_rdd1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\|altsyncram_rdd1:altsyncram2\"" {  } { { "db/shift_taps_giv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_giv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u1g " "Found entity 1: cntr_u1g" {  } { { "db/cntr_u1g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_u1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073430378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073430378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u1g de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\|cntr_u1g:cntr1 " "Elaborating entity \"cntr_u1g\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\|cntr_u1g:cntr1\"" {  } { { "db/shift_taps_giv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_giv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_khh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_khh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_khh " "Found entity 1: cntr_khh" {  } { { "db/cntr_khh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_khh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073430505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073430505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_khh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\|cntr_khh:cntr3 " "Elaborating entity \"cntr_khh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_giv:auto_generated\|cntr_khh:cntr3\"" {  } { { "db/shift_taps_giv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_giv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNY3CPVYVD de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20 " "Elaborating entity \"alt_dspbuilder_cast_GNY3CPVYVD\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "cast20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNCY3KEQXH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay " "Elaborating entity \"alt_dspbuilder_delay_GNCY3KEQXH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_image_out_1_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073430877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073432327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073433225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073433243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073434161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073435960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_generate_signals de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073435964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNV2B4FLZF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNV2B4FLZF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436019 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNV2B4FLZF.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNV2B4FLZF.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073436020 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GNV2B4FLZF:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 642 " "Parameter \"LPM_MODULUS\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436193 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073436193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dtn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dtn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dtn " "Found entity 1: cntr_dtn" {  } { { "db/cntr_dtn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_dtn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073436306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073436306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dtn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\|cntr_dtn:auto_generated " "Elaborating entity \"cntr_dtn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\|cntr_dtn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNUIV5TX7Z de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter " "Elaborating entity \"alt_dspbuilder_counter_GNUIV5TX7Z\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436423 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNUIV5TX7Z.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNUIV5TX7Z.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073436424 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GNUIV5TX7Z:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 37 " "Parameter \"LPM_MODULUS\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436447 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073436447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqn " "Found entity 1: cntr_qqn" {  } { { "db/cntr_qqn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_qqn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073436560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073436560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qqn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_qqn:auto_generated " "Elaborating entity \"cntr_qqn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_qqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkc " "Found entity 1: cmpr_mkc" {  } { { "db/cmpr_mkc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073436649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073436649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mkc de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_qqn:auto_generated\|cmpr_mkc:cmpr1 " "Elaborating entity \"cmpr_mkc\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_qqn:auto_generated\|cmpr_mkc:cmpr1\"" {  } { { "db/cntr_qqn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_qqn.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6PNIQ74A de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GN6PNIQ74A\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436816 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6PNIQ74A.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6PNIQ74A.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073436817 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GN6PNIQ74A:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 482 " "Parameter \"LPM_MODULUS\" = \"482\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073436841 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073436841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mtn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mtn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mtn " "Found entity 1: cntr_mtn" {  } { { "db/cntr_mtn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_mtn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073436957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073436957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mtn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\|cntr_mtn:auto_generated " "Elaborating entity \"cntr_mtn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\|cntr_mtn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073436970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3HHC36SK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN3HHC36SK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTHQFUUUC de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNTHQFUUUC:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNTHQFUUUC\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNTHQFUUUC:constant3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNA7AGW6YF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNA7AGW6YF:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNA7AGW6YF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNA7AGW6YF:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLD7JS37T de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLD7JS37T:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNLD7JS37T\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLD7JS37T:constant8\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZPNJMQE4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNZPNJMQE4:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNZPNJMQE4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNZPNJMQE4:constant9\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2I6BJOVH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2I6BJOVH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHCJTKREU de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNHCJTKREU:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNHCJTKREU\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNHCJTKREU:constant7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLSC6VFLT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLSC6VFLT:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNLSC6VFLT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLSC6VFLT:constant4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "cast42" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7H445KAY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48 " "Elaborating entity \"alt_dspbuilder_cast_GN7H445KAY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "cast48" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073437533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073437533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073437533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073437533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073437533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073437533 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073437533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4jk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4jk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4jk " "Found entity 1: add_sub_4jk" {  } { { "db/add_sub_4jk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_4jk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073437650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073437650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4jk de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_4jk:auto_generated " "Elaborating entity \"add_sub_4jk\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_4jk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEBWH7Z3U de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNEBWH7Z3U\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7IYG3D6O de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GN7IYG3D6O\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEL6FJM3V de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNEL6FJM3V\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQQLU6SNF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNQQLU6SNF:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNQQLU6SNF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNQQLU6SNF:constant3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNP7U2HOAO de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNP7U2HOAO:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNP7U2HOAO\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNP7U2HOAO:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNU3KBQ5HN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GNU3KBQ5HN:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNU3KBQ5HN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GNU3KBQ5HN:bus_concatenation2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GN7K3OAUCY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GN7K3OAUCY:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GN7K3OAUCY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GN7K3OAUCY:bus_concatenation3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNCWI5QDAD de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNCWI5QDAD:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNCWI5QDAD\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNCWI5QDAD:constant6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDEA2MM7Q de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDEA2MM7Q:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNDEA2MM7Q\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDEA2MM7Q:constant4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNIOISJL5 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNNIOISJL5:constant5 " "Elaborating entity \"alt_dspbuilder_constant_GNNIOISJL5\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNNIOISJL5:constant5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073437999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNJVFJM3AT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNJVFJM3AT:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNJVFJM3AT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNJVFJM3AT:pixel_out_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNMRY6PWYH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNMRY6PWYH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "multiplexer1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073438100 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438130 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073438130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3de.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3de.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3de " "Found entity 1: mux_3de" {  } { { "db/mux_3de.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_3de.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073438228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073438228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3de de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_3de:auto_generated " "Elaborating entity \"mux_3de\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_3de:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_a_b_2_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN2GJCFTFE de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GN2GJCFTFE\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438393 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073438393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hnt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hnt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hnt " "Found entity 1: mult_hnt" {  } { { "db/mult_hnt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_hnt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073438492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073438492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_hnt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_hnt:auto_generated " "Elaborating entity \"mult_hnt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_hnt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GN7X7SG76C de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GN7X7SG76C\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073438608 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438634 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073438634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2de.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2de.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2de " "Found entity 1: mux_2de" {  } { { "db/mux_2de.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_2de.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073438732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073438732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2de de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_2de:auto_generated " "Elaborating entity \"mux_2de\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_2de:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNLA26EJAH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_port_GNLA26EJAH:grad_in_0 " "Elaborating entity \"alt_dspbuilder_port_GNLA26EJAH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_port_GNLA26EJAH:grad_in_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "grad_in_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNDI52L3LZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7 " "Elaborating entity \"alt_dspbuilder_memdelay_GNDI52L3LZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073438953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 25 " "Parameter \"tap_distance\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073438953 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073438953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2iv " "Found entity 1: shift_taps_2iv" {  } { { "db/shift_taps_2iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_2iv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073439052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073439052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_2iv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated " "Elaborating entity \"shift_taps_2iv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073439145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073439145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|altsyncram_7ad1:altsyncram2 " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|altsyncram_7ad1:altsyncram2\"" {  } { { "db/shift_taps_2iv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_2iv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_luf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_luf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_luf " "Found entity 1: cntr_luf" {  } { { "db/cntr_luf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_luf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073439239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073439239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_luf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|cntr_luf:cntr1 " "Elaborating entity \"cntr_luf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|cntr_luf:cntr1\"" {  } { { "db/shift_taps_2iv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_2iv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073439342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073439342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lkc de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|cntr_luf:cntr1\|cmpr_lkc:cmpr6 " "Elaborating entity \"cmpr_lkc\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|cntr_luf:cntr1\|cmpr_lkc:cmpr6\"" {  } { { "db/cntr_luf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_luf.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_beh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_beh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_beh " "Found entity 1: cntr_beh" {  } { { "db/cntr_beh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_beh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073439449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073439449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_beh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|cntr_beh:cntr3 " "Elaborating entity \"cntr_beh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2iv:auto_generated\|cntr_beh:cntr3\"" {  } { { "db/shift_taps_2iv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_2iv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439563 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073439563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vik.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vik.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vik " "Found entity 1: add_sub_vik" {  } { { "db/add_sub_vik.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_vik.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073439663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073439663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vik de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_vik:auto_generated " "Elaborating entity \"add_sub_vik\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_vik:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMIZKWFE6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMIZKWFE6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073439743 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073439743 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNI6WYI4F7 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6 " "Elaborating entity \"alt_dspbuilder_memdelay_GNI6WYI4F7\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073439916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 29 " "Parameter \"tap_distance\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073439916 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073439916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ogv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ogv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ogv " "Found entity 1: shift_taps_ogv" {  } { { "db/shift_taps_ogv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ogv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073440007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073440007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ogv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated " "Elaborating entity \"shift_taps_ogv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7d1 " "Found entity 1: altsyncram_j7d1" {  } { { "db/altsyncram_j7d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_j7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073440107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073440107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7d1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\|altsyncram_j7d1:altsyncram2 " "Elaborating entity \"altsyncram_j7d1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\|altsyncram_j7d1:altsyncram2\"" {  } { { "db/shift_taps_ogv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ogv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_puf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_puf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_puf " "Found entity 1: cntr_puf" {  } { { "db/cntr_puf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_puf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073440222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073440222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_puf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\|cntr_puf:cntr1 " "Elaborating entity \"cntr_puf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\|cntr_puf:cntr1\"" {  } { { "db/shift_taps_ogv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ogv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_feh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_feh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_feh " "Found entity 1: cntr_feh" {  } { { "db/cntr_feh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_feh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073440351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073440351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_feh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\|cntr_feh:cntr3 " "Elaborating entity \"cntr_feh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ogv:auto_generated\|cntr_feh:cntr3\"" {  } { { "db/shift_taps_ogv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ogv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNWZAKUPA4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNWZAKUPA4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073440599 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073440599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9nt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9nt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9nt " "Found entity 1: mult_9nt" {  } { { "db/mult_9nt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_9nt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073440700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073440700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9nt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_9nt:auto_generated " "Elaborating entity \"mult_9nt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_9nt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNU6ZT2WRZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_port_GNU6ZT2WRZ:vari_0 " "Elaborating entity \"alt_dspbuilder_port_GNU6ZT2WRZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_port_GNU6ZT2WRZ:vari_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "vari_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNG36NZ2PG de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNG36NZ2PG\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073440875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXTKJER6C de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNXTKJER6C\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073441200 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073441200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ojv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ojv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ojv " "Found entity 1: shift_taps_ojv" {  } { { "db/shift_taps_ojv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ojv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073441296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073441296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ojv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated " "Elaborating entity \"shift_taps_ojv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgd1 " "Found entity 1: altsyncram_bgd1" {  } { { "db/altsyncram_bgd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bgd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073441391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073441391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgd1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\|altsyncram_bgd1:altsyncram2 " "Elaborating entity \"altsyncram_bgd1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\|altsyncram_bgd1:altsyncram2\"" {  } { { "db/shift_taps_ojv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ojv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m1g " "Found entity 1: cntr_m1g" {  } { { "db/cntr_m1g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_m1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073441501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073441501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m1g de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\|cntr_m1g:cntr1 " "Elaborating entity \"cntr_m1g\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\|cntr_m1g:cntr1\"" {  } { { "db/shift_taps_ojv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ojv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_chh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_chh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_chh " "Found entity 1: cntr_chh" {  } { { "db/cntr_chh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_chh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073441643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073441643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_chh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\|cntr_chh:cntr3 " "Elaborating entity \"cntr_chh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ojv:auto_generated\|cntr_chh:cntr3\"" {  } { { "db/shift_taps_ojv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ojv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073441659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073442097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNYACTWEAF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GNYACTWEAF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073442140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073442149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073442175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073442177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073442177 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073442177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZ5L7KEUM de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60 " "Elaborating entity \"alt_dspbuilder_cast_GNZ5L7KEUM\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "cast60" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOZDXZSET de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61 " "Elaborating entity \"alt_dspbuilder_cast_GNOZDXZSET\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "cast61" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMCYDWHIR de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMCYDWHIR\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073443989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073443989 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073443989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9iv " "Found entity 1: shift_taps_9iv" {  } { { "db/shift_taps_9iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_9iv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073444092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073444092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9iv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9iv:auto_generated " "Elaborating entity \"shift_taps_9iv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9iv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddd1 " "Found entity 1: altsyncram_ddd1" {  } { { "db/altsyncram_ddd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_ddd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073444183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073444183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddd1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9iv:auto_generated\|altsyncram_ddd1:altsyncram2 " "Elaborating entity \"altsyncram_ddd1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9iv:auto_generated\|altsyncram_ddd1:altsyncram2\"" {  } { { "db/shift_taps_9iv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_9iv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNIBRIOGPR de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNIBRIOGPR\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|alt_dspbuilder_port_GNEPKLLZKY:mean_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|alt_dspbuilder_port_GNEPKLLZKY:mean_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "mean_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN2RACAKCQ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN2RACAKCQ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073444873 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073444873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNEEONFX37 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNEEONFX37\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073444992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445046 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073445046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1i " "Found entity 1: add_sub_i1i" {  } { { "db/add_sub_i1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_i1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073445161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073445161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_i1i:auto_generated " "Elaborating entity \"add_sub_i1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_i1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073445703 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073445703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j1i " "Found entity 1: add_sub_j1i" {  } { { "db/add_sub_j1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_j1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073445838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073445838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_j1i:auto_generated " "Elaborating entity \"add_sub_j1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_j1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073445855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446155 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073446155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n1i " "Found entity 1: add_sub_n1i" {  } { { "db/add_sub_n1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_n1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073446270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073446270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_n1i:auto_generated " "Elaborating entity \"add_sub_n1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_n1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073446502 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073446502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o1i " "Found entity 1: add_sub_o1i" {  } { { "db/add_sub_o1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_o1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073446644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073446644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_o1i:auto_generated " "Elaborating entity \"add_sub_o1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_o1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUDBRONP6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70 " "Elaborating entity \"alt_dspbuilder_cast_GNUDBRONP6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "cast70" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUW2C7J4Q de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71 " "Elaborating entity \"alt_dspbuilder_cast_GNUW2C7J4Q\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "cast71" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073446884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447106 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073447106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lpk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lpk " "Found entity 1: add_sub_lpk" {  } { { "db/add_sub_lpk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_lpk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073447243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073447243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lpk de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_lpk:auto_generated " "Elaborating entity \"add_sub_lpk\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_lpk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNC4CQZXMX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNC4CQZXMX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073447353 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNR4R6OFXK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80 " "Elaborating entity \"alt_dspbuilder_cast_GNR4R6OFXK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "cast80" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNF7HJJOOI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9 " "Elaborating entity \"alt_dspbuilder_memdelay_GNF7HJJOOI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay9" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073447468 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN4TPDAUQN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GN4TPDAUQN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 27 " "Parameter \"tap_distance\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073447676 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073447676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5iv " "Found entity 1: shift_taps_5iv" {  } { { "db/shift_taps_5iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_5iv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073447777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073447777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_5iv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated " "Elaborating entity \"shift_taps_5iv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_dad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073447901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073447901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\|altsyncram_dad1:altsyncram2 " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\|altsyncram_dad1:altsyncram2\"" {  } { { "db/shift_taps_5iv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_5iv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073447928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nuf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nuf " "Found entity 1: cntr_nuf" {  } { { "db/cntr_nuf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_nuf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073448018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073448018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nuf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\|cntr_nuf:cntr1 " "Elaborating entity \"cntr_nuf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\|cntr_nuf:cntr1\"" {  } { { "db/shift_taps_5iv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_5iv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_deh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_deh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_deh " "Found entity 1: cntr_deh" {  } { { "db/cntr_deh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_deh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073448204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073448204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_deh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\|cntr_deh:cntr3 " "Elaborating entity \"cntr_deh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5iv:auto_generated\|cntr_deh:cntr3\"" {  } { { "db/shift_taps_5iv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_5iv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMYXI7BAD de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMYXI7BAD\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073448282 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNNY7HWC5A de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNNY7HWC5A\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073448319 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073448319 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNZWVQQT43 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2 " "Elaborating entity \"alt_dspbuilder_memdelay_GNZWVQQT43\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073448355 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073448355 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNKTEWW72G de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNKTEWW72G\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073448442 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073448442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qlt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qlt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qlt " "Found entity 1: mult_qlt" {  } { { "db/mult_qlt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_qlt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073448544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073448544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_qlt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_qlt:auto_generated " "Elaborating entity \"mult_qlt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_qlt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPPZDVXTY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5 " "Elaborating entity \"alt_dspbuilder_cast_GNPPZDVXTY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNW6I55EUT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4 " "Elaborating entity \"alt_dspbuilder_cast_GNW6I55EUT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZYD62DLY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNZYD62DLY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNKPK2IWBA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNKPK2IWBA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073448916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNY33G4TJP de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNY33G4TJP\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073449136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073449145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073449300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073449302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 11 " "Parameter \"width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073449302 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073449302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kjv " "Found entity 1: shift_taps_kjv" {  } { { "db/shift_taps_kjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_kjv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073449417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073449417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_kjv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_kjv:auto_generated " "Elaborating entity \"shift_taps_kjv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_kjv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073449429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gd1 " "Found entity 1: altsyncram_1gd1" {  } { { "db/altsyncram_1gd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1gd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073449510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073449510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gd1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_kjv:auto_generated\|altsyncram_1gd1:altsyncram2 " "Elaborating entity \"altsyncram_1gd1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_kjv:auto_generated\|altsyncram_1gd1:altsyncram2\"" {  } { { "db/shift_taps_kjv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_kjv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073449530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNH2FMNPFF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|alt_dspbuilder_port_GNH2FMNPFF:meang_0 " "Elaborating entity \"alt_dspbuilder_port_GNH2FMNPFF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|alt_dspbuilder_port_GNH2FMNPFF:meang_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "meang_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN4LMOW2WU de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN4LMOW2WU\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450259 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073450259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dnt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dnt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dnt " "Found entity 1: mult_dnt" {  } { { "db/mult_dnt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_dnt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073450355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073450355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_dnt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_dnt:auto_generated " "Elaborating entity \"mult_dnt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_dnt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNDV6TKE3O de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNDV6TKE3O\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073450868 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073450868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1i " "Found entity 1: add_sub_p1i" {  } { { "db/add_sub_p1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_p1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073450968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073450968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_p1i:auto_generated " "Elaborating entity \"add_sub_p1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_p1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073450980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451234 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073451234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q1i " "Found entity 1: add_sub_q1i" {  } { { "db/add_sub_q1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_q1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073451334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073451334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_q1i:auto_generated " "Elaborating entity \"add_sub_q1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_q1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451507 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073451507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t1i " "Found entity 1: add_sub_t1i" {  } { { "db/add_sub_t1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_t1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073451603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073451603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t1i de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_t1i:auto_generated " "Elaborating entity \"add_sub_t1i\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_t1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKMAYNGZH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82 " "Elaborating entity \"alt_dspbuilder_cast_GNKMAYNGZH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "cast82" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZZO4R4AV de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83 " "Elaborating entity \"alt_dspbuilder_cast_GNZZO4R4AV\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "cast83" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRSDUIWRP de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GNRSDUIWRP:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNRSDUIWRP\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GNRSDUIWRP:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNRP3VGEH6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNRP3VGEH6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451966 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNRP3VGEH6.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNRP3VGEH6.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073451967 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GNRP3VGEH6:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073451991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 644 " "Parameter \"LPM_MODULUS\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073451991 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073451991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_etn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_etn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_etn " "Found entity 1: cntr_etn" {  } { { "db/cntr_etn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_etn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073452101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073452101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_etn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\|cntr_etn:auto_generated " "Elaborating entity \"cntr_etn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\|cntr_etn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN4HOFC7WF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter " "Elaborating entity \"alt_dspbuilder_counter_GN4HOFC7WF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452212 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN4HOFC7WF.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN4HOFC7WF.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073452213 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GN4HOFC7WF:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 38 " "Parameter \"LPM_MODULUS\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452237 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073452237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqn " "Found entity 1: cntr_rqn" {  } { { "db/cntr_rqn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_rqn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073452353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073452353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\|cntr_rqn:auto_generated " "Elaborating entity \"cntr_rqn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\|cntr_rqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNJOYHMX5W de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNJOYHMX5W\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452527 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNJOYHMX5W.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNJOYHMX5W.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073452528 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GNJOYHMX5W:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 484 " "Parameter \"LPM_MODULUS\" = \"484\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073452551 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073452551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ftn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ftn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ftn " "Found entity 1: cntr_ftn" {  } { { "db/cntr_ftn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_ftn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073452663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073452663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ftn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\|cntr_ftn:auto_generated " "Elaborating entity \"cntr_ftn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\|cntr_ftn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNENUHZK52 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNENUHZK52:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNENUHZK52\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNENUHZK52:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWN5Z2MHN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNWN5Z2MHN:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNWN5Z2MHN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNWN5Z2MHN:constant8\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073452857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNOQTN4QAD de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNOQTN4QAD:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNOQTN4QAD\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNOQTN4QAD:bus_concatenation2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNDDREGCTK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNDDREGCTK:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNDDREGCTK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNDDREGCTK:bus_concatenation3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5FET4EJH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GN5FET4EJH:constant_1 " "Elaborating entity \"alt_dspbuilder_constant_GN5FET4EJH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GN5FET4EJH:constant_1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "constant_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider " "Elaborating entity \"div\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "divider" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN3FODBL3U de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106 " "Elaborating entity \"alt_dspbuilder_cast_GN3FODBL3U\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast106" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKD3JEUSD de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107 " "Elaborating entity \"alt_dspbuilder_cast_GNKD3JEUSD\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast107" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5P6ORZXA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108 " "Elaborating entity \"alt_dspbuilder_cast_GN5P6ORZXA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast108" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEIIG67TZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109 " "Elaborating entity \"alt_dspbuilder_cast_GNEIIG67TZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast109" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOEMJJSIT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110 " "Elaborating entity \"alt_dspbuilder_cast_GNOEMJJSIT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast110" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNA5TAMWCZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111 " "Elaborating entity \"alt_dspbuilder_cast_GNA5TAMWCZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast111" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNP5J2CFQQ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112 " "Elaborating entity \"alt_dspbuilder_cast_GNP5J2CFQQ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast112" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast113" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDHESB5KA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114 " "Elaborating entity \"alt_dspbuilder_cast_GNDHESB5KA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast114" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNT7Y2ULVV de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115 " "Elaborating entity \"alt_dspbuilder_cast_GNT7Y2ULVV\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast115" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXSA7APAK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117 " "Elaborating entity \"alt_dspbuilder_cast_GNXSA7APAK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast117" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073453359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073453359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073453359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073453359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073453359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073453359 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073453359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3jk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3jk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3jk " "Found entity 1: add_sub_3jk" {  } { { "db/add_sub_3jk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_3jk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073453463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073453463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3jk de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_3jk:auto_generated " "Elaborating entity \"add_sub_3jk\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_3jk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_a_b_1_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073453525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073454518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073454527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073455854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073457385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073457640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073457658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073458617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073460081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073460108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073461411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals:localedgepreserve_fusion_cal_a_b_1_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals:localedgepreserve_fusion_cal_a_b_1_generate_signals_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073462407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN7Z3LCMEE de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN7Z3LCMEE\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN7Z3LCMEE.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN7Z3LCMEE.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073463229 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 646 " "Parameter \"LPM_MODULUS\" = \"646\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463252 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073463252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jtn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jtn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jtn " "Found entity 1: cntr_jtn" {  } { { "db/cntr_jtn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_jtn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073463363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073463363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jtn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\|cntr_jtn:auto_generated " "Elaborating entity \"cntr_jtn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\|cntr_jtn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNVRN2JDQS de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNVRN2JDQS\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNVRN2JDQS.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNVRN2JDQS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 28 " "Parameter \"tap_distance\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073463609 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073463609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ngv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ngv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ngv " "Found entity 1: shift_taps_ngv" {  } { { "db/shift_taps_ngv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ngv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073463698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073463698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ngv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated " "Elaborating entity \"shift_taps_ngv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7d1 " "Found entity 1: altsyncram_h7d1" {  } { { "db/altsyncram_h7d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_h7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073463813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073463813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7d1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\|altsyncram_h7d1:altsyncram2 " "Elaborating entity \"altsyncram_h7d1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\|altsyncram_h7d1:altsyncram2\"" {  } { { "db/shift_taps_ngv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ngv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ouf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ouf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ouf " "Found entity 1: cntr_ouf" {  } { { "db/cntr_ouf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_ouf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073463909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073463909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ouf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\|cntr_ouf:cntr1 " "Elaborating entity \"cntr_ouf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\|cntr_ouf:cntr1\"" {  } { { "db/shift_taps_ngv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ngv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073463926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eeh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eeh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eeh " "Found entity 1: cntr_eeh" {  } { { "db/cntr_eeh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_eeh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073464039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073464039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eeh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\|cntr_eeh:cntr3 " "Elaborating entity \"cntr_eeh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNVRN2JDQS:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ngv:auto_generated\|cntr_eeh:cntr3\"" {  } { { "db/shift_taps_ngv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ngv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNBRIKDQTV de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNBRIKDQTV\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 26 " "Parameter \"tap_distance\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073464242 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073464242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4iv " "Found entity 1: shift_taps_4iv" {  } { { "db/shift_taps_4iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_4iv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073464338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073464338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4iv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated " "Elaborating entity \"shift_taps_4iv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073464436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073464436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\|altsyncram_bad1:altsyncram2 " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\|altsyncram_bad1:altsyncram2\"" {  } { { "db/shift_taps_4iv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_4iv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_muf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_muf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_muf " "Found entity 1: cntr_muf" {  } { { "db/cntr_muf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_muf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073464532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073464532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_muf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\|cntr_muf:cntr1 " "Elaborating entity \"cntr_muf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\|cntr_muf:cntr1\"" {  } { { "db/shift_taps_4iv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_4iv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ceh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ceh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ceh " "Found entity 1: cntr_ceh" {  } { { "db/cntr_ceh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_ceh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073464661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073464661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ceh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\|cntr_ceh:cntr3 " "Elaborating entity \"cntr_ceh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_4iv:auto_generated\|cntr_ceh:cntr3\"" {  } { { "db/shift_taps_4iv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_4iv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073464678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNIDQK4WDH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNIDQK4WDH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNVYTHOFEU de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNVYTHOFEU\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465144 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNVYTHOFEU.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNVYTHOFEU.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073465145 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_counter_GNVYTHOFEU:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 486 " "Parameter \"LPM_MODULUS\" = \"486\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465170 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073465170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ltn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ltn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ltn " "Found entity 1: cntr_ltn" {  } { { "db/cntr_ltn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_ltn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073465281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073465281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ltn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\|cntr_ltn:auto_generated " "Elaborating entity \"cntr_ltn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\|cntr_ltn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_weight_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNUSAT2VBO de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNUSAT2VBO\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465480 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073465480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBBMDRQ7A de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNBBMDRQ7A\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "binary_point_casting1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_sync de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram " "Elaborating entity \"dual_port_ram_sync\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "histogram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_sync2 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram " "Elaborating entity \"dual_port_ram_sync2\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "acc_histogram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073465787 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073465787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3h1 " "Found entity 1: altsyncram_u3h1" {  } { { "db/altsyncram_u3h1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_u3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073465899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073465899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3h1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_u3h1:auto_generated " "Elaborating entity \"altsyncram_u3h1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_u3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNTBDM57LR de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay " "Elaborating entity \"alt_dspbuilder_delay_GNTBDM57LR\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073465979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNS5ZU7DCJ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter " "Elaborating entity \"alt_dspbuilder_counter_GNS5ZU7DCJ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466008 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNS5ZU7DCJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNS5ZU7DCJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073466009 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNS5ZU7DCJ:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466033 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073466033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1qn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1qn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1qn " "Found entity 1: cntr_1qn" {  } { { "db/cntr_1qn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_1qn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073466147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073466147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1qn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\|cntr_1qn:auto_generated " "Elaborating entity \"cntr_1qn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\|cntr_1qn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "pipelined_adder2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073466233 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gsn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466268 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073466268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m8j " "Found entity 1: add_sub_m8j" {  } { { "db/add_sub_m8j.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_m8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073466369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073466369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m8j de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_m8j:auto_generated " "Elaborating entity \"add_sub_m8j\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_m8j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073466499 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073466499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jk " "Found entity 1: add_sub_0jk" {  } { { "db/add_sub_0jk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_0jk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073466600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073466600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jk de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_0jk:auto_generated " "Elaborating entity \"add_sub_0jk\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_0jk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNIIAAYRYZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNIIAAYRYZ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNIIAAYRYZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNIIAAYRYZ:constant2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNKUBZL4TE de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNKUBZL4TE\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "logical_bit_operator4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNUQ2R64DV de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNUQ2R64DV\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "logical_bit_operator6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLUER2G5H de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNLUER2G5H:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNLUER2G5H\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNLUER2G5H:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWFCSDEFM de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNWFCSDEFM\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNTG7F5PN7 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNTG7F5PN7\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073466984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073466985 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467011 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073467011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6de.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6de.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6de " "Found entity 1: mux_6de" {  } { { "db/mux_6de.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_6de.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073467105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073467105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6de de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_6de:auto_generated " "Elaborating entity \"mux_6de\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_6de:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNCMV7Z7A7 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNCMV7Z7A7\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gp:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467303 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073467303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ptf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ptf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ptf " "Found entity 1: mux_ptf" {  } { { "db/mux_ptf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_ptf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073467392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073467392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ptf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\|mux_ptf:auto_generated " "Elaborating entity \"mux_ptf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\|mux_ptf:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNXY3BAFE2 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNXY3BAFE2\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073467468 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073467491 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073467491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tce " "Found entity 1: mux_tce" {  } { { "db/mux_tce.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_tce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073467589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073467589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tce de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_tce:auto_generated " "Elaborating entity \"mux_tce\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_tce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNSNJI6FHR de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7 " "Elaborating entity \"alt_dspbuilder_memdelay_GNSNJI6FHR\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "memory_delay7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073467664 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073467664 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7KC3ZSDB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4 " "Elaborating entity \"alt_dspbuilder_memdelay_GN7KC3ZSDB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "memory_delay4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073467936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073467938 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559073467938 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNXX7E2RLJ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNXX7E2RLJ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468066 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073468066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bnt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bnt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bnt " "Found entity 1: mult_bnt" {  } { { "db/mult_bnt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_bnt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073468166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073468166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bnt de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_bnt:auto_generated " "Elaborating entity \"mult_bnt\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_bnt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNGQ56ZS4N de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2 " "Elaborating entity \"alt_dspbuilder_delay_GNGQ56ZS4N\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNNQSQIG3K de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNNQSQIG3K\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQE5XU76S de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNQE5XU76S:constant14 " "Elaborating entity \"alt_dspbuilder_constant_GNQE5XU76S\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNQE5XU76S:constant14\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant14" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNK57PM5EK:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNK57PM5EK:constant12\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSXLT2IGA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNSXLT2IGA:constant11 " "Elaborating entity \"alt_dspbuilder_constant_GNSXLT2IGA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNSXLT2IGA:constant11\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant11" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNJYRI37NB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1 " "Elaborating entity \"alt_dspbuilder_counter_GNJYRI37NB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468359 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNJYRI37NB.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNJYRI37NB.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073468360 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNJYRI37NB:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468384 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073468384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oon.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oon.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oon " "Found entity 1: cntr_oon" {  } { { "db/cntr_oon.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_oon.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073468495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073468495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oon de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\|cntr_oon:auto_generated " "Elaborating entity \"cntr_oon\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\|cntr_oon:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNUACQWN66 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5 " "Elaborating entity \"alt_dspbuilder_delay_GNUACQWN66\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNPVW56BJJ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3 " "Elaborating entity \"alt_dspbuilder_counter_GNPVW56BJJ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468793 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNPVW56BJJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNPVW56BJJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073468795 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNPVW56BJJ:counter3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073468819 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073468819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0qn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0qn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0qn " "Found entity 1: cntr_0qn" {  } { { "db/cntr_0qn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_0qn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073468932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073468932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0qn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\|cntr_0qn:auto_generated " "Elaborating entity \"cntr_0qn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\|cntr_0qn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073468944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNQBXYU75H de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4 " "Elaborating entity \"alt_dspbuilder_delay_GNQBXYU75H\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073469050 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469074 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073469074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sce " "Found entity 1: mux_sce" {  } { { "db/mux_sce.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_sce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073469166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073469166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sce de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_sce:auto_generated " "Elaborating entity \"mux_sce\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_sce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNAIWAHV3K de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNAIWAHV3K\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073469333 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073469356 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073469356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cbe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cbe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cbe " "Found entity 1: mux_cbe" {  } { { "db/mux_cbe.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_cbe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073469445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073469445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cbe de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_cbe:auto_generated " "Elaborating entity \"mux_cbe\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_cbe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNU3FOKJ6W de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174 " "Elaborating entity \"alt_dspbuilder_cast_GNU3FOKJ6W\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast174" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHIWMUP5U de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175 " "Elaborating entity \"alt_dspbuilder_cast_GNHIWMUP5U\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast175" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOFO5NIX3 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177 " "Elaborating entity \"alt_dspbuilder_cast_GNOFO5NIX3\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast177" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6OFM6A6B de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178 " "Elaborating entity \"alt_dspbuilder_cast_GN6OFM6A6B\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast178" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNAMS3PPNH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast181 " "Elaborating entity \"alt_dspbuilder_cast_GNAMS3PPNH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast181\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast181" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast182 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast182\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast182" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5JC4724B de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183 " "Elaborating entity \"alt_dspbuilder_cast_GN5JC4724B\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast183" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPFJ7B3O7 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184 " "Elaborating entity \"alt_dspbuilder_cast_GNPFJ7B3O7\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast184" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNVKZTMEYW de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185 " "Elaborating entity \"alt_dspbuilder_cast_GNVKZTMEYW\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast185" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast189" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQQ42CR65 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195 " "Elaborating entity \"alt_dspbuilder_cast_GNQQ42CR65\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast195" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSKTJRCBQ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197 " "Elaborating entity \"alt_dspbuilder_cast_GNSKTJRCBQ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast197" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXDXNUGW4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210 " "Elaborating entity \"alt_dspbuilder_cast_GNXDXNUGW4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast210" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073469986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRXYRYI2J de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214 " "Elaborating entity \"alt_dspbuilder_cast_GNRXYRYI2J\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast214" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBKDIMZSI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215 " "Elaborating entity \"alt_dspbuilder_cast_GNBKDIMZSI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast215" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNDZ2WJEB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218 " "Elaborating entity \"alt_dspbuilder_cast_GNNDZ2WJEB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast218" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNACWQQVMS de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221 " "Elaborating entity \"alt_dspbuilder_cast_GNACWQQVMS\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast221" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQ4YFQS5C de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223 " "Elaborating entity \"alt_dspbuilder_cast_GNQ4YFQS5C\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast223" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJYJUBV3U de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224 " "Elaborating entity \"alt_dspbuilder_cast_GNJYJUBV3U\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast224" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5PMHXBFJ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225 " "Elaborating entity \"alt_dspbuilder_cast_GN5PMHXBFJ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast225" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZEACPTPO de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226 " "Elaborating entity \"alt_dspbuilder_cast_GNZEACPTPO\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast226" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNQZKMK3E de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227 " "Elaborating entity \"alt_dspbuilder_cast_GNNQZKMK3E\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast227" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5UGBMOKS de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228 " "Elaborating entity \"alt_dspbuilder_cast_GN5UGBMOKS\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast228" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSR6E4BZE de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229 " "Elaborating entity \"alt_dspbuilder_cast_GNSR6E4BZE\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast229" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDTOV7QCB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230 " "Elaborating entity \"alt_dspbuilder_cast_GNDTOV7QCB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast230" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNIJE6VUO6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNIJE6VUO6:constant13 " "Elaborating entity \"alt_dspbuilder_constant_GNIJE6VUO6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNIJE6VUO6:constant13\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant13" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWR35ZFKG de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNWR35ZFKG:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNWR35ZFKG\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNWR35ZFKG:constant12\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNJC6E54BA de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNJC6E54BA:constant11 " "Elaborating entity \"alt_dspbuilder_constant_GNJC6E54BA\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNJC6E54BA:constant11\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant11" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNU6MGZBEO de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter " "Elaborating entity \"alt_dspbuilder_counter_GNU6MGZBEO\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470599 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNU6MGZBEO.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNU6MGZBEO.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073470600 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0|alt_dspbuilder_counter_GNU6MGZBEO:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 7 " "Parameter \"LPM_MODULUS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073470624 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073470624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pn " "Found entity 1: cntr_4pn" {  } { { "db/cntr_4pn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_4pn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073470732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073470732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4pn de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_4pn:auto_generated " "Elaborating entity \"cntr_4pn\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_4pn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jkc " "Found entity 1: cmpr_jkc" {  } { { "db/cmpr_jkc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_jkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073470823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073470823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jkc de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_4pn:auto_generated\|cmpr_jkc:cmpr1 " "Elaborating entity \"cmpr_jkc\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_4pn:auto_generated\|cmpr_jkc:cmpr1\"" {  } { { "db/cntr_4pn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_4pn.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073470905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNUEQXKTB7 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNUEQXKTB7:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNUEQXKTB7\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNUEQXKTB7:constant8\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNCIHUZ7LK de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNCIHUZ7LK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNCIHUZ7LK\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNCIHUZ7LK:constant7\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN7YIUCNFV de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GN7YIUCNFV:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GN7YIUCNFV\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GN7YIUCNFV:constant4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOUVIOKVB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239 " "Elaborating entity \"alt_dspbuilder_cast_GNOUVIOKVB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "cast239" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471586 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073471586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tik.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tik.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tik " "Found entity 1: add_sub_tik" {  } { { "db/add_sub_tik.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_tik.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073471683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073471683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tik de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_tik:auto_generated " "Elaborating entity \"add_sub_tik\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_tik:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_magnitude_GNBHL4WGDH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude " "Elaborating entity \"alt_dspbuilder_magnitude_GNBHL4WGDH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "magnitude" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ABS de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborating entity \"LPM_ABS\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "Magi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ABS " "Parameter \"LPM_TYPE\" = \"LPM_ABS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073471821 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073471821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "lpm_abs.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s5d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s5d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s5d " "Found entity 1: add_sub_s5d" {  } { { "db/add_sub_s5d.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_s5d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073471957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073471957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s5d de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_s5d:auto_generated " "Elaborating entity \"add_sub_s5d\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_s5d:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073471975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNN5NKF6I6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNN5NKF6I6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 644 " "Parameter \"tap_distance\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073472482 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073472482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_biv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_biv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_biv " "Found entity 1: shift_taps_biv" {  } { { "db/shift_taps_biv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_biv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073472576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073472576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_biv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated " "Elaborating entity \"shift_taps_biv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hdd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdd1 " "Found entity 1: altsyncram_hdd1" {  } { { "db/altsyncram_hdd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_hdd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073472668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073472668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hdd1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\|altsyncram_hdd1:altsyncram2 " "Elaborating entity \"altsyncram_hdd1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\|altsyncram_hdd1:altsyncram2\"" {  } { { "db/shift_taps_biv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_biv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1g " "Found entity 1: cntr_p1g" {  } { { "db/cntr_p1g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_p1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073472764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073472764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p1g de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\|cntr_p1g:cntr1 " "Elaborating entity \"cntr_p1g\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\|cntr_p1g:cntr1\"" {  } { { "db/shift_taps_biv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_biv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ehh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ehh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ehh " "Found entity 1: cntr_ehh" {  } { { "db/cntr_ehh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_ehh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073472895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073472895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ehh de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\|cntr_ehh:cntr3 " "Elaborating entity \"cntr_ehh\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_biv:auto_generated\|cntr_ehh:cntr3\"" {  } { { "db/shift_taps_biv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_biv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNYLPPAGO6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2 " "Elaborating entity \"alt_dspbuilder_memdelay_GNYLPPAGO6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "memory_delay2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073472975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 4 " "Parameter \"tap_distance\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073473105 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073473105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1fv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1fv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1fv " "Found entity 1: shift_taps_1fv" {  } { { "db/shift_taps_1fv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_1fv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073473194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073473194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1fv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated " "Elaborating entity \"shift_taps_1fv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3d1 " "Found entity 1: altsyncram_t3d1" {  } { { "db/altsyncram_t3d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_t3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073473288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073473288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3d1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\|altsyncram_t3d1:altsyncram2 " "Elaborating entity \"altsyncram_t3d1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\|altsyncram_t3d1:altsyncram2\"" {  } { { "db/shift_taps_1fv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_1fv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_usf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073473385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073473385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_usf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\|cntr_usf:cntr1 " "Elaborating entity \"cntr_usf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\|cntr_usf:cntr1\"" {  } { { "db/shift_taps_1fv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_1fv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_lch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073473479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073473479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lch de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\|cntr_lch:cntr3 " "Elaborating entity \"cntr_lch\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1fv:auto_generated\|cntr_lch:cntr3\"" {  } { { "db/shift_taps_1fv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_1fv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073473945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "pipelined_adder3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073474053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073474053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073474053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073474053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073474053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073474053 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073474053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ipk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ipk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ipk " "Found entity 1: add_sub_ipk" {  } { { "db/add_sub_ipk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_ipk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073474153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073474153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ipk de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_ipk:auto_generated " "Elaborating entity \"add_sub_ipk\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_ipk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNAM6PTFR4 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2 " "Elaborating entity \"alt_dspbuilder_delay_GNAM6PTFR4\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "delay2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNNQ3FWLTP de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_parallel_adder_GNNQ3FWLTP:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNNQ3FWLTP\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_parallel_adder_GNNQ3FWLTP:parallel_adder_subtractor\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_constant_GN6SFEINY6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_constant_GN6SFEINY6:constant3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073474992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNAIUQX2FS de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNAIUQX2FS\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "logical_bus_operator6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073475061 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNZIK3BHQU de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNZIK3BHQU\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "logical_bus_operator4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073475107 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNKZFR37ZH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_port_GNKZFR37ZH:grad_y_0 " "Elaborating entity \"alt_dspbuilder_port_GNKZFR37ZH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_port_GNKZFR37ZH:grad_y_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "grad_y_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "cast255" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073475291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNGHP3W5LB de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263 " "Elaborating entity \"alt_dspbuilder_cast_GNGHP3W5LB\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "cast263" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073476445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073476450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073476456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073476472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073476627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073478023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073478781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073480152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN3YPLAG7W de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN3YPLAG7W\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073481751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073481939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 25 " "Parameter \"tap_distance\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073482092 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073482092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3iv " "Found entity 1: shift_taps_3iv" {  } { { "db/shift_taps_3iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_3iv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073482209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073482209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3iv de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3iv:auto_generated " "Elaborating entity \"shift_taps_3iv\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3iv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073482320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073482320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3iv:auto_generated\|altsyncram_9ad1:altsyncram2 " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3iv:auto_generated\|altsyncram_9ad1:altsyncram2\"" {  } { { "db/shift_taps_3iv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_3iv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7YNIFSF6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast300 " "Elaborating entity \"alt_dspbuilder_cast_GN7YNIFSF6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast300\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "cast300" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast300\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast300\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast300\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast300\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJ6DWMNK6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast318 " "Elaborating entity \"alt_dspbuilder_cast_GNJ6DWMNK6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast318\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "cast318" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast318\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast318\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMBFHMJNM de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GNMBFHMJNM\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "bus_conversion" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNOC3SGKQJ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:source_data_0 " "Elaborating entity \"alt_dspbuilder_port_GNOC3SGKQJ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:source_data_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "source_data_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNA4WR7CCY de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNA4WR7CCY:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNA4WR7CCY\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNA4WR7CCY:constant2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRT4BCWLZ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNRT4BCWLZ:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNRT4BCWLZ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNRT4BCWLZ:constant1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNMCLODSEX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNMCLODSEX:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNMCLODSEX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNMCLODSEX:bus_concatenation1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNIIOZRPJD de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNIIOZRPJD:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNIIOZRPJD\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNIIOZRPJD:bus_concatenation2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073482999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GN55ETJ4VI de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GN55ETJ4VI:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GN55ETJ4VI\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GN55ETJ4VI:bus_concatenation3\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNZWMFGK4N de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNZWMFGK4N\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "multiplexer2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNZWMFGK4N.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplexer_GNZWMFGK4N.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073483168 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483200 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073483200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mbe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mbe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe " "Found entity 1: mux_mbe" {  } { { "db/mux_mbe.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_mbe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073483316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073483316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mbe de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_mbe:auto_generated " "Elaborating entity \"mux_mbe\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNZWMFGK4N:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_mbe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN6TDLHAW6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN6TDLHAW6:switch_0 " "Elaborating entity \"alt_dspbuilder_port_GN6TDLHAW6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN6TDLHAW6:switch_0\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "switch_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_fifo_GNXJ2YAJH6 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1 " "Elaborating entity \"alt_dspbuilder_fifo_GNXJ2YAJH6\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "fifo_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sCFifoAltr de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi " "Elaborating entity \"alt_dspbuilder_sCFifoAltr\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_fifo_GNXJ2YAJH6.vhd" "FIFOi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_fifo_GNXJ2YAJH6.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" "U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073483658 ""}  } { { "localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073483658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ci1 " "Found entity 1: scfifo_2ci1" {  } { { "db/scfifo_2ci1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_2ci1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073483804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073483804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ci1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated " "Elaborating entity \"scfifo_2ci1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8891 " "Found entity 1: a_dpfifo_8891" {  } { { "db/a_dpfifo_8891.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_8891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073483873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073483873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8891 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo " "Elaborating entity \"a_dpfifo_8891\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\"" {  } { { "db/scfifo_2ci1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_2ci1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3bf " "Found entity 1: a_fefifo_3bf" {  } { { "db/a_fefifo_3bf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_fefifo_3bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073483944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073483944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3bf de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|a_fefifo_3bf:fifo_state " "Elaborating entity \"a_fefifo_3bf\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|a_fefifo_3bf:fifo_state\"" {  } { { "db/a_dpfifo_8891.tdf" "fifo_state" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_8891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073483983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lt7 " "Found entity 1: cntr_lt7" {  } { { "db/cntr_lt7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_lt7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073484086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073484086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lt7 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_lt7:count_usedw " "Elaborating entity \"cntr_lt7\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_lt7:count_usedw\"" {  } { { "db/a_fefifo_3bf.tdf" "count_usedw" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_fefifo_3bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073484129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30p1 " "Found entity 1: altsyncram_30p1" {  } { { "db/altsyncram_30p1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073484221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073484221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30p1 de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|altsyncram_30p1:FIFOram " "Elaborating entity \"altsyncram_30p1\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|altsyncram_30p1:FIFOram\"" {  } { { "db/a_dpfifo_8891.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_8891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073484248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9tb " "Found entity 1: cntr_9tb" {  } { { "db/cntr_9tb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_9tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073484341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073484341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9tb de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|cntr_9tb:rd_ptr_count " "Elaborating entity \"cntr_9tb\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNXJ2YAJH6:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_2ci1:auto_generated\|a_dpfifo_8891:dpfifo\|cntr_9tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8891.tdf" "rd_ptr_count" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_8891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073484367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPNPPC3MH de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast320 " "Elaborating entity \"alt_dspbuilder_cast_GNPNPPC3MH\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast320\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "cast320" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073484994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast320\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast320\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073484998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNFNL24BQQ de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast322 " "Elaborating entity \"alt_dspbuilder_cast_GNFNL24BQQ\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast322\"" {  } { { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "cast322" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast322\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast322\|alt_dspbuilder_SBF:Outputi\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher " "Elaborating entity \"dispatcher\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "modular_sgdma_dispatcher" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485247 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073485249 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073485289 ""}  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073485289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30d1 " "Found entity 1: altsyncram_30d1" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073485421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073485421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30d1 de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated " "Elaborating entity \"altsyncram_30d1\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|csr_block:the_csr_block\"" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|response_block:the_response_block\"" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip " "Elaborating entity \"de2i_150_qsys_pcie_ip\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pcie_internal_hip" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485697 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485712 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485712 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485713 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073485714 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485763 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485763 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485763 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485763 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485763 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485799 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073485799 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073485847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073485856 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073485856 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073485857 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073486090 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073486090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_9j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_9j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_heh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073486825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073486825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073486903 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073486906 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073486906 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487149 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073487149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_fj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073487243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073487243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_mp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073487296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073487296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_fj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_leh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073487411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073487411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_mp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_mp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073487732 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073487732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_5tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073487850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073487850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073487960 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073487964 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073488200 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073488200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_s031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073488298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073488298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_3731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073488350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073488350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_s031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_vdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073488457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073488457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_3731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073488758 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073488758 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073488789 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073488793 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489033 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073489033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073489130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073489130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073489183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073489183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073489302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073489302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073489781 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073489781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_3131.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073489882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073489882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073489934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073489934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_3131.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073489954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_d09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073490825 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073490825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073490949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073490987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073490987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073491106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073491106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491401 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073491401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073491520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073491520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073491615 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073491615 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073491615 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073491615 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073491616 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073491616 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073491616 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559073491616 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073491616 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073491857 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073491857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_gj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073491958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073491958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073491973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_np31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073492015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073492015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_gj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_meh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073492127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073492127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_np31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073492408 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073492494 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073492494 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1sc1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073492612 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1sc1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073492612 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1sc1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073492612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1sc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073492613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073492613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073492807 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073492807 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073492807 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073492807 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073492807 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559073492807 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073492907 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073492993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "altgx_internal" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493046 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(105) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493058 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493058 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493199 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073493199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073493298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073493298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "reset_controller_internal" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073493375 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073493375 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493375 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073493375 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559073493375 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493375 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pipe_interface_internal" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493427 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493427 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493427 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493427 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493428 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493430 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559073493430 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sdram de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram " "Elaborating entity \"de2i_150_qsys_sdram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sdram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sdram_input_efifo_module de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module " "Elaborating entity \"de2i_150_qsys_sdram_input_efifo_module\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "the_de2i_150_qsys_sdram_input_efifo_module" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_video_dma1_read de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read " "Elaborating entity \"de2i_150_qsys_video_dma1_read\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "video_dma1_read" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de2i_150_qsys_video_dma1_read.v(165) " "Verilog HDL assignment warning at de2i_150_qsys_video_dma1_read.v(165): truncated value with size 32 to match size of target (19)" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493583 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma1_read:video_dma1_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493606 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma1_read:video_dma1_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073493606 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma1_read:video_dma1_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073493872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073493872 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073493872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b8a1 " "Found entity 1: scfifo_b8a1" {  } { { "db/scfifo_b8a1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_b8a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073493991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073493991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b8a1 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated " "Elaborating entity \"scfifo_b8a1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0041 " "Found entity 1: a_dpfifo_0041" {  } { { "db/a_dpfifo_0041.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073494046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073494046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0041 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo " "Elaborating entity \"a_dpfifo_0041\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\"" {  } { { "db/scfifo_b8a1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_b8a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0c1 " "Found entity 1: altsyncram_p0c1" {  } { { "db/altsyncram_p0c1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_p0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073494147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073494147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0c1 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram " "Elaborating entity \"altsyncram_p0c1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram\"" {  } { { "db/a_dpfifo_0041.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e09 " "Found entity 1: cmpr_e09" {  } { { "db/cmpr_e09.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cmpr_e09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073494255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073494255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:almost_full_comparer " "Elaborating entity \"cmpr_e09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:almost_full_comparer\"" {  } { { "db/a_dpfifo_0041.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:three_comparison " "Elaborating entity \"cmpr_e09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:three_comparison\"" {  } { { "db/a_dpfifo_0041.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdb " "Found entity 1: cntr_pdb" {  } { { "db/cntr_pdb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_pdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073494405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073494405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdb de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_pdb:rd_ptr_msb " "Elaborating entity \"cntr_pdb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_pdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0041.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6e7 " "Found entity 1: cntr_6e7" {  } { { "db/cntr_6e7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_6e7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073494514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073494514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6e7 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_6e7:usedw_counter " "Elaborating entity \"cntr_6e7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_6e7:usedw_counter\"" {  } { { "db/a_dpfifo_0041.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qdb " "Found entity 1: cntr_qdb" {  } { { "db/cntr_qdb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/cntr_qdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073494621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073494621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qdb de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_qdb:wr_ptr " "Elaborating entity \"cntr_qdb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_qdb:wr_ptr\"" {  } { { "db/a_dpfifo_0041.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_0041.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_video_dma2_read de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read " "Elaborating entity \"de2i_150_qsys_video_dma2_read\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "video_dma2_read" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de2i_150_qsys_video_dma2_read.v(165) " "Verilog HDL assignment warning at de2i_150_qsys_video_dma2_read.v(165): truncated value with size 32 to match size of target (19)" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073494710 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073494730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073494732 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073494732 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_video_dma_write de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write " "Elaborating entity \"de2i_150_qsys_video_dma_write\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "video_dma_write" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de2i_150_qsys_video_dma_write.v(161) " "Verilog HDL assignment warning at de2i_150_qsys_video_dma_write.v(161): truncated value with size 32 to match size of target (19)" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073495307 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073495329 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073495329 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_data_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_data_read_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_data_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_data_write_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_write_master_data_write_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma1_read_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma1_read_avalon_dma_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma1_read_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_write_avalon_dma_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_data_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_data_read_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_data_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_data_write_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_write_master_data_write_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma1_read_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma1_read_avalon_dma_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma1_read_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_write_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_write_avalon_dma_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma_write_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma2_read_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma2_read_avalon_dma_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma2_read_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073495985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\|de2i_150_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\|de2i_150_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\|de2i_150_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\|de2i_150_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_003" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_003_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\|de2i_150_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\|de2i_150_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_006 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_006\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_006" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_006_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\|de2i_150_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\|de2i_150_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_007 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_007\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_007" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_007_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007\|de2i_150_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007\|de2i_150_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_read_master_data_read_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_read_master_data_read_master_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_limiter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073496429 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073496995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073497310 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073497389 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_dma_read_master_data_read_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_dma_read_master_data_read_master_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_to_dma_read_master_data_read_master_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "crosser" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073497966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar1_0_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_dma_write_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_dma_write_avalon_dma_control_slave_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar1_0_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "router" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\|de2i_150_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\|de2i_150_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "router_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\|de2i_150_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\|de2i_150_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar1_0_limiter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073498738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073498742 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073499975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073500261 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073500262 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073500262 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "crosser" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073500511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_csr_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_descriptor_slave_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "pcie_ip_cra_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "pcie_ip_bar2_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_csr_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router\|de2i_150_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router\|de2i_150_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "router_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001\|de2i_150_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001\|de2i_150_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002\|de2i_150_qsys_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002\|de2i_150_qsys_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "pcie_ip_bar2_limiter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073501849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073501853 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073502174 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073502968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073503005 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073503005 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073503005 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559073503138 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_irq_mapper de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper " "Elaborating entity \"de2i_150_qsys_irq_mapper\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter_data_format_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter_001 de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "heart_beat.v 1 1 " "Using design file heart_beat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 heart_beat " "Found entity 1: heart_beat" {  } { { "heart_beat.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/heart_beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073503645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559073503645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "de2i_150_qsys_pcie.v" "heart_beat_clk50" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073503655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 heart_beat.v(18) " "Verilog HDL assignment warning at heart_beat.v(18): truncated value with size 32 to match size of target (26)" {  } { { "heart_beat.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/heart_beat.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559073503656 "|de2i_150_qsys_pcie|heart_beat:heart_beat_clk50"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1559073511420 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1559073511420 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1559073511425 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511470 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1559073511470 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1559073511473 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559073511579 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1559073511579 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1447 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1479 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1511 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1543 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1575 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1607 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1639 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1671 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1703 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1735 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1767 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1799 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1831 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1863 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1895 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1927 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1959 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 1991 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 2023 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 2055 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 2215 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_bfh1.tdf" 3175 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1063 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1095 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1127 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1159 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1191 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1223 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1255 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1287 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1319 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1351 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1383 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1415 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1447 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1479 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1511 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1543 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1575 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1607 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1639 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1671 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1703 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1735 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1767 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1799 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1831 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1863 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1895 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1927 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1959 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 1991 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 2023 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 2055 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1fh1.tdf" 3175 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_5tl1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_leh1.tdf" 295 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_leh1.tdf" 327 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_heh1.tdf" 2343 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_heh1.tdf" 2631 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 915 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[0\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[1\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[2\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[3\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[4\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[5\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[6\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[7\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[10\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[11\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[12\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[13\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[14\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[15\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[16\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[17\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[18\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[19\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[20\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[21\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[22\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[23\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[24\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[25\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[26\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[27\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[28\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[29\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[30\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[31\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[106\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[107\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[110\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_3oh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 589 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1063 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1095 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1127 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1159 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1191 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1223 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1255 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1287 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1319 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1351 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1383 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1415 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1447 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1479 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1511 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1543 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1575 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1607 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1639 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_1oh1.tdf" 1671 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 540 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[20\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[21\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[24\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[25\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[26\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[27\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[28\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[29\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[30\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[31\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_22m1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522551 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559073522551 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559073522551 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073522640 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559073522640 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559073522640 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1846 " "Ignored 1846 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1846 " "Ignored 1846 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559073525867 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559073525867 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_bnt:auto_generated\|mac_mult7 " "Synthesized away node \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_bnt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bnt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_bnt.tdf" 69 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } } { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 37 0 0 } } { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2187 0 0 } } { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1743 0 0 } } { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 477 0 0 } } { "de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" 62 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 640 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073526836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:greg:U0|mult_bnt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_bnt:auto_generated\|mac_out8 " "Synthesized away node \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_bnt:auto_generated\|mac_out8\"" {  } { { "db/mult_bnt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mult_bnt.tdf" 93 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } } { "localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 37 0 0 } } { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2187 0 0 } } { "localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1743 0 0 } } { "localedgepreserve/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/localedgepreserve_GN.vhd" 477 0 0 } } { "de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/localedgepreserve.vhd" 62 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 640 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073526836 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|localedgepreserve:image_fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:greg:U0|mult_bnt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559073526836 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559073526836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559073552992 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1559073553070 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559073553070 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073574029 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 1673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073582307 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073582307 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073582307 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 1577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073582307 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_sll1.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 338 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073582307 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559073582307 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559073582307 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073584600 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559073584600 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|Add13\"" {  } { { "localedgepreserve/div.v" "Add13" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 30 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073584613 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|div:divider\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|div:divider\|Add29\"" {  } { { "localedgepreserve/div.v" "Add29" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 30 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073584613 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\|Add29\"" {  } { { "localedgepreserve/div.v" "Add29" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 30 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073584613 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559073584613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073584671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073584671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073584671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dh1 " "Found entity 1: altsyncram_2dh1" {  } { { "db/altsyncram_2dh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_2dh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073584787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073584787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073584877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073584877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6sb " "Found entity 1: mux_6sb" {  } { { "db/mux_6sb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_6sb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073584975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073584975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073585150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073585150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edh1 " "Found entity 1: altsyncram_edh1" {  } { { "db/altsyncram_edh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_edh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073585270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073585270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_csb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_csb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_csb " "Found entity 1: mux_csb" {  } { { "db/mux_csb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/mux_csb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073585382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073585382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073585437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073585438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_84h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_84h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_84h1 " "Found entity 1: altsyncram_84h1" {  } { { "db/altsyncram_84h1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_84h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073585554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073585554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073585609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585609 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073585609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24h1 " "Found entity 1: altsyncram_24h1" {  } { { "db/altsyncram_24h1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_24h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073585737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073585737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073585898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073585898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073585898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_78n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073585998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073585998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_o2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073586109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073586109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|lpm_add_sub:Add13 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|lpm_add_sub:Add13\"" {  } { { "localedgepreserve/div.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073586436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|lpm_add_sub:Add13 " "Instantiated megafunction \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|lpm_add_sub:Add13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073586436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073586436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073586436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073586436 ""}  } { { "localedgepreserve/div.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559073586436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3j " "Found entity 1: add_sub_l3j" {  } { { "db/add_sub_l3j.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/add_sub_l3j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559073586538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073586538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559073590724 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 240 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_MDIO " "bidirectional pin \"ENET_MDIO\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FAN_CTRL " "bidirectional pin \"FAN_CTRL\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 261 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "bidirectional pin \"FS_DQ\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "bidirectional pin \"FS_DQ\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "bidirectional pin \"FS_DQ\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "bidirectional pin \"FS_DQ\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "bidirectional pin \"FS_DQ\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "bidirectional pin \"FS_DQ\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "bidirectional pin \"FS_DQ\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "bidirectional pin \"FS_DQ\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "bidirectional pin \"FS_DQ\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "bidirectional pin \"FS_DQ\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "bidirectional pin \"FS_DQ\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "bidirectional pin \"FS_DQ\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "bidirectional pin \"FS_DQ\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "bidirectional pin \"FS_DQ\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "bidirectional pin \"FS_DQ\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "bidirectional pin \"FS_DQ\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "bidirectional pin \"FS_DQ\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "bidirectional pin \"FS_DQ\[17\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "bidirectional pin \"FS_DQ\[18\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "bidirectional pin \"FS_DQ\[19\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "bidirectional pin \"FS_DQ\[20\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "bidirectional pin \"FS_DQ\[21\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "bidirectional pin \"FS_DQ\[22\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "bidirectional pin \"FS_DQ\[23\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "bidirectional pin \"FS_DQ\[24\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "bidirectional pin \"FS_DQ\[25\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "bidirectional pin \"FS_DQ\[26\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "bidirectional pin \"FS_DQ\[27\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "bidirectional pin \"FS_DQ\[28\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "bidirectional pin \"FS_DQ\[29\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "bidirectional pin \"FS_DQ\[30\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "bidirectional pin \"FS_DQ\[31\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDAT " "bidirectional pin \"G_SENSOR_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 279 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N1 " "bidirectional pin \"HSMC_CLKOUT_N1\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N2 " "bidirectional pin \"HSMC_CLKOUT_N2\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P1 " "bidirectional pin \"HSMC_CLKOUT_P1\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 300 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P2 " "bidirectional pin \"HSMC_CLKOUT_P2\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 301 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_I2C_SDAT " "bidirectional pin \"HSMC_I2C_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[0\] " "bidirectional pin \"HSMC_RX_D_N\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "bidirectional pin \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "bidirectional pin \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "bidirectional pin \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "bidirectional pin \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "bidirectional pin \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "bidirectional pin \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "bidirectional pin \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "bidirectional pin \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[9\] " "bidirectional pin \"HSMC_RX_D_N\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "bidirectional pin \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "bidirectional pin \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "bidirectional pin \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "bidirectional pin \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "bidirectional pin \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "bidirectional pin \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "bidirectional pin \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[0\] " "bidirectional pin \"HSMC_RX_D_P\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[1\] " "bidirectional pin \"HSMC_RX_D_P\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "bidirectional pin \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "bidirectional pin \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "bidirectional pin \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "bidirectional pin \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "bidirectional pin \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "bidirectional pin \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "bidirectional pin \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[9\] " "bidirectional pin \"HSMC_RX_D_P\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "bidirectional pin \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "bidirectional pin \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "bidirectional pin \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "bidirectional pin \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "bidirectional pin \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "bidirectional pin \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "bidirectional pin \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[0\] " "bidirectional pin \"HSMC_TX_D_N\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[1\] " "bidirectional pin \"HSMC_TX_D_N\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[2\] " "bidirectional pin \"HSMC_TX_D_N\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "bidirectional pin \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "bidirectional pin \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "bidirectional pin \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "bidirectional pin \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "bidirectional pin \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "bidirectional pin \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[9\] " "bidirectional pin \"HSMC_TX_D_N\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[10\] " "bidirectional pin \"HSMC_TX_D_N\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[11\] " "bidirectional pin \"HSMC_TX_D_N\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "bidirectional pin \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "bidirectional pin \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "bidirectional pin \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "bidirectional pin \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "bidirectional pin \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[0\] " "bidirectional pin \"HSMC_TX_D_P\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[1\] " "bidirectional pin \"HSMC_TX_D_P\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[2\] " "bidirectional pin \"HSMC_TX_D_P\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "bidirectional pin \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "bidirectional pin \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "bidirectional pin \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "bidirectional pin \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "bidirectional pin \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "bidirectional pin \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[9\] " "bidirectional pin \"HSMC_TX_D_P\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[10\] " "bidirectional pin \"HSMC_TX_D_P\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[11\] " "bidirectional pin \"HSMC_TX_D_P\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "bidirectional pin \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "bidirectional pin \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "bidirectional pin \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "bidirectional pin \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "bidirectional pin \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 312 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559073591773 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1559073591773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 374 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 356 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 69 2 0 } } { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 73 2 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 366 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 306 -1 0 } } { "db/a_graycounter_4b7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_graycounter_4b7.tdf" 32 2 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 55 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 29 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 96 -1 0 } } { "db/a_graycounter_0pc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_graycounter_0pc.tdf" 32 2 0 } } { "db/a_graycounter_4b7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_graycounter_4b7.tdf" 50 2 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 246 -1 0 } } { "db/a_graycounter_0pc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/a_graycounter_0pc.tdf" 50 2 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 752 -1 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 149 -1 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 139 -1 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 203 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 266 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 71 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 120 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 263 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 231 -1 0 } } { "lpm_ff.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 747 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 228 -1 0 } } { "db/shift_taps_ngv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ngv.tdf" 39 2 0 } } { "db/shift_taps_4iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_4iv.tdf" 39 2 0 } } { "db/shift_taps_giv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_giv.tdf" 39 2 0 } } { "db/shift_taps_3iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_3iv.tdf" 39 2 0 } } { "db/shift_taps_ogv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ogv.tdf" 39 2 0 } } { "db/shift_taps_78n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_78n.tdf" 39 2 0 } } { "db/shift_taps_9iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_9iv.tdf" 39 2 0 } } { "db/shift_taps_mjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_mjv.tdf" 39 2 0 } } { "db/shift_taps_5iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_5iv.tdf" 39 2 0 } } { "db/shift_taps_1fv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_1fv.tdf" 39 2 0 } } { "db/shift_taps_2iv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_2iv.tdf" 39 2 0 } } { "db/shift_taps_biv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_biv.tdf" 39 2 0 } } { "db/shift_taps_ojv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_ojv.tdf" 39 2 0 } } { "db/shift_taps_kjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/shift_taps_kjv.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559073592209 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559073592211 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_30d1.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 687 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073595417 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a108"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559073595417 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559073595417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_GTX_CLK GND " "Pin \"ENET_GTX_CLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_MDC GND " "Pin \"ENET_MDC\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[0\] GND " "Pin \"ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[1\] GND " "Pin \"ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[2\] GND " "Pin \"ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[3\] GND " "Pin \"ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_EN GND " "Pin \"ENET_TX_EN\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_ER GND " "Pin \"ENET_TX_ER\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|ENET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[0\] GND " "Pin \"FS_ADDR\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_SCLK GND " "Pin \"G_SENSOR_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|G_SENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_I2C_SCLK GND " "Pin \"HSMC_I2C_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|HSMC_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559073615519 "|de2i_150_qsys_pcie|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559073615519 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1916 " "1916 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559073648257 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20 " "Logic cell \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "Add2~20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[7\]\[23\]~1444 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[7\]\[23\]~1444\"" {  } { { "localedgepreserve/div.v" "s_pipe\[7\]\[23\]~1444" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|div:divider\|s_pipe\[15\]\[23\]~1061 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|div:divider\|s_pipe\[15\]\[23\]~1061\"" {  } { { "localedgepreserve/div.v" "s_pipe\[15\]\[23\]~1061" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\|s_pipe\[15\]\[23\]~1061 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\|s_pipe\[15\]\[23\]~1061\"" {  } { { "localedgepreserve/div.v" "s_pipe\[15\]\[23\]~1061" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[23\]~1734 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[23\]~1734\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[23\]~1734" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[22\]~1748 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[22\]~1748\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[22\]~1748" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[21\]~1750 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[21\]~1750\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[21\]~1750" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[20\]~1752 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[20\]~1752\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[20\]~1752" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[19\]~1754 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[19\]~1754\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[19\]~1754" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[18\]~1756 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[18\]~1756\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[18\]~1756" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""} { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[17\]~1758 " "Logic cell \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|div:divider\|s_pipe\[1\]\[17\]~1758\"" {  } { { "localedgepreserve/div.v" "s_pipe\[1\]\[17\]~1758" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/div.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073648591 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559073648591 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|pll7 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|pll7\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 299 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 365 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1559073649747 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073650028 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073653113 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073653113 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559073653113 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vok1 " "Entity dcfifo_vok1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073653113 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073653113 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559073653113 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1559073653113 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2i_150_qsys_pcie.out.sdc " "Synopsys Design Constraints File file not found: 'de2i_150_qsys_pcie.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1559073653636 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559073653636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073653637 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073653638 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653639 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073653708 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073653708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1559073653709 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559073653710 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559073653910 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559073654041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073654730 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073654754 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073654787 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073654788 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073654788 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559073654836 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559073654875 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Analysis & Synthesis" 0 0 1559073654953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655044 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655044 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655083 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655127 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655166 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655205 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655244 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655283 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655322 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655361 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655412 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655452 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655490 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655534 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655573 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655612 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655652 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655691 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655730 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655769 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655808 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655859 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655898 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655938 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073655977 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073655977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656016 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656056 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656095 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656153 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656195 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656274 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656313 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656423 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656464 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656503 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656542 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656581 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656620 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656660 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073656699 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073656699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559073656966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559073656966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559073656966 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1559073656966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073657670 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1559073657687 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_ref_clk " "  10.000 pcie_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\] " "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073657687 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073657687 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073660105 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 982 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 982 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559073701570 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073701618 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1355 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1355 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559073715399 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073715599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073721138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559073747583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559073747583 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "311 " "Optimize away 311 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[15\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[15\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[14\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[14\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[13\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[13\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[12\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[12\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[11\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[11\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[10\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[10\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[7\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[7\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[6\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[6\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[5\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[5\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[4\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[4\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[3\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[3\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[2\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[2\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[1\] " "Node: \"de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\|result\[1\]\"" {  } { { "localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/localedgepreserve/hdl/alt_dspbuilder_SDelay.vhd" 72 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073751339 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1559073751339 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FS_ADDR\[0\] " "Pin \"FS_ADDR\[0\]\" is virtual output pin" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 272 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1559073751871 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1559073751871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "57 " "Design contains 57 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 218 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT_N " "No output dependent on input pin \"ENET_INT_N\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LINK100 " "No output dependent on input pin \"ENET_LINK100\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 245 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CLK " "No output dependent on input pin \"ENET_RX_CLK\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_COL " "No output dependent on input pin \"ENET_RX_COL\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CRS " "No output dependent on input pin \"ENET_RX_CRS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[0\] " "No output dependent on input pin \"ENET_RX_DATA\[0\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[1\] " "No output dependent on input pin \"ENET_RX_DATA\[1\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[2\] " "No output dependent on input pin \"ENET_RX_DATA\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[3\] " "No output dependent on input pin \"ENET_RX_DATA\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DV " "No output dependent on input pin \"ENET_RX_DV\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_ER " "No output dependent on input pin \"ENET_RX_ER\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_TX_CLK " "No output dependent on input pin \"ENET_TX_CLK\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|ENET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT1 " "No output dependent on input pin \"G_SENSOR_INT1\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|G_SENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N2 " "No output dependent on input pin \"HSMC_CLKIN_N2\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|HSMC_CLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 345 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559073754948 "|de2i_150_qsys_pcie|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559073754948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34062 " "Implemented 34062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559073754951 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559073754951 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "195 " "Implemented 195 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559073754951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31840 " "Implemented 31840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559073754951 ""} { "Info" "ICUT_CUT_TM_RAMS" "1645 " "Implemented 1645 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559073754951 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559073754951 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "104 " "Implemented 104 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559073754951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559073754951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1031 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1031 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1626 " "Peak virtual memory: 1626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559073756285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 03:02:36 2019 " "Processing ended: Wed May 29 03:02:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559073756285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:17 " "Elapsed time: 00:06:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559073756285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:31 " "Total CPU time (on all processors): 00:06:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559073756285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559073756285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/VIP_TEST/mem_init/meminit.qip " "Tcl Script File software/VIP_TEST/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559073761520 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559073761520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559073761750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559073761751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 03:02:40 2019 " "Processing started: Wed May 29 03:02:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559073761751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559073761751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559073761751 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1559073761877 ""}
{ "Info" "0" "" "Project  = de2i_150_qsys_pcie" {  } {  } 0 0 "Project  = de2i_150_qsys_pcie" 0 0 "Fitter" 0 0 1559073761878 ""}
{ "Info" "0" "" "Revision = de2i_150_qsys_pcie" {  } {  } 0 0 "Revision = de2i_150_qsys_pcie" 0 0 "Fitter" 0 0 1559073761878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559073764026 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2i_150_qsys_pcie EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"de2i_150_qsys_pcie\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559073764801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559073764907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559073764908 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1559073767219 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559073769684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559073769684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559073769684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559073769684 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559073769684 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559073770206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559073770206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559073770206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559073770206 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559073770206 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559073770243 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559073785596 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4840 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113764 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073788772 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113766 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073788772 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4954 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113767 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559073788772 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1559073788772 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559073790769 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1559073790769 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559073790769 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1559073790775 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 23816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 15541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altpll_nn81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 " "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 705 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 14744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 595 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 18054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 799 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 858 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 18249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559073790787 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1559073790787 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559073791447 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1559073791447 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559073791447 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|pll7 MPLL PLL " "Implemented PLL \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|pll7\" as MPLL PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[1\] -100.0 degrees -101.3 degrees " "Can't achieve requested value -100.0 degrees for clock output de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -101.3 degrees" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1559073791873 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791873 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[1\] 3 1 -101 -1875 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -101 degrees (-1875 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791873 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791873 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[3\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791873 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1559073791873 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791889 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791889 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559073791889 ""}  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559073791889 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073797547 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073797547 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559073797547 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vok1 " "Entity dcfifo_vok1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073797547 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559073797547 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559073797547 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559073797547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2i_150_qsys_pcie.out.sdc " "Synopsys Design Constraints File file not found: 'de2i_150_qsys_pcie.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559073798140 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559073798141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073798142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073798143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073798143 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073798143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073798143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073798144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073798144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073798144 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073798144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073798144 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559073798219 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1559073798219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559073798221 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559073798222 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559073798448 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559073798593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073799678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073799678 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073799678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073799703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073799704 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073799704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073799740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073799740 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073799740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073799741 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073799741 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073799741 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559073799797 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559073799846 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559073799926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800014 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800014 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800056 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800100 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800156 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800203 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800243 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800286 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800344 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800384 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800424 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800465 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800505 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800553 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800602 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800656 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800702 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800751 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800791 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800831 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800874 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800924 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073800972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073800973 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073800973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801023 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801072 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801140 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801203 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801249 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801300 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801345 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801430 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801482 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801634 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801724 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801808 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801855 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801903 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073801953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073801954 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073801954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073802008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073802009 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073802009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559073802065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559073802066 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559073802066 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559073802469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559073802469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559073802469 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559073802469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559073803313 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559073803334 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_ref_clk " "  10.000 pcie_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\] " "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559073803335 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559073803335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G25 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G25" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808653 ""}  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 224 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 112650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808653 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808653 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808653 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G26 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G26" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808653 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 30476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808653 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 23816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\]  " "Automatically promoted node de2i_150_qsys:u0\|localedgepreserve:image_fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808654 ""}  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 29352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_rnw " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_rnw" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[23\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[23\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[22\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[22\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[21\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[21\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[20\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[20\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[19\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[19\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[18\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[18\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[17\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[17\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[16\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[16\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[15\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[15\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559073808654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559073808654 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 5046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808655 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 33053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 22742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 22731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 22729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 22730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559073808655 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 22901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808656 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 18770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr\|dffe15a\[0\]  " "Automatically promoted node de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|address_reg_b\[0\] " "Destination node de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_a671.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/altsyncram_a671.tdf" 46 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 32664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p\|_~0 " "Destination node de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p\|_~0" {  } { { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dcfifo_vok1.tdf" 65 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 50553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808656 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559073808656 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 32648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559073808656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 77853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559073808656 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559073808656 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559073808656 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559073815456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559073819480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559073819571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559073819577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559073819736 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559073819996 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559073819996 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1559073819996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559073819999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559073820183 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559073824322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559073832936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559073833037 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "722 Embedded multiplier block " "Packed 722 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559073833037 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559073833037 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559073833037 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "513 " "Created 513 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1559073833037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559073833037 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559073834767 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1559073834767 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 15541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559073834767 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 9672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559073834767 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559073834767 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|pll7 clk\[2\] VGA_CLK~output " "PLL \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_qcu2:sd1\|pll7\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 299 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 365 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 382 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559073834792 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1559073850205 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559073855039 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559073865507 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:20 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:20" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1559073870611 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559073871951 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559073871951 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559073871951 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:43 " "Fitter preparation operations ending: elapsed time is 00:01:43" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559073871951 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559073872074 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559073883928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559073888231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559073919146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559073919751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559074197341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:38 " "Fitter placement operations ending: elapsed time is 00:04:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559074197342 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559074205133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559074208490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X23_Y23 X34_Y33 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X23_Y23 to location X34_Y33" {  } { { "loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X23_Y23 to location X34_Y33"} { { 12 { 0 ""} 23 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559074275840 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559074275840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:44 " "Fitter routing operations ending: elapsed time is 00:01:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559074325934 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 90.90 " "Total time spent on timing analysis during the Fitter is 90.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559074328248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559074330296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559074335896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559074335929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559074341460 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559074344712 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559074355044 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559074373995 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "138 Cyclone IV GX " "138 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 221 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_RX_CLK 2.5 V L15 " "Pin ENET_RX_CLK uses I/O standard 2.5 V at L15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ENET_RX_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 2.5 V K15 " "Pin HSMC_CLKIN0 uses I/O standard 2.5 V at K15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL AH28 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at AH28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B15 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL C17 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL D17 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL A16 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL B16 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL G18 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL G17 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL K18 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL K17 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL C28 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at C28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 369 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E22 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL D26 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL B27 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at B27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 376 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL AG25 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_SDAT 3.3-V LVTTL AK26 " "Pin G_SENSOR_SDAT uses I/O standard 3.3-V LVTTL at AK26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 279 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL G21 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 224 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559074377234 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559074377234 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "163 " "Following 163 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_MDIO a permanently disabled " "Pin ENET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ENET_MDIO } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDAT a permanently disabled " "Pin G_SENSOR_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 279 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N1 a permanently disabled " "Pin HSMC_CLKOUT_N1 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N1 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N2 a permanently disabled " "Pin HSMC_CLKOUT_N2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P1 a permanently disabled " "Pin HSMC_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P2 a permanently disabled " "Pin HSMC_CLKOUT_P2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_I2C_SDAT a permanently disabled " "Pin HSMC_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently disabled " "Pin HSMC_RX_D_N\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently disabled " "Pin HSMC_RX_D_N\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently disabled " "Pin HSMC_RX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently disabled " "Pin HSMC_RX_D_N\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently disabled " "Pin HSMC_RX_D_P\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently disabled " "Pin HSMC_RX_D_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently disabled " "Pin HSMC_RX_D_P\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently disabled " "Pin HSMC_RX_D_P\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently disabled " "Pin HSMC_TX_D_N\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently disabled " "Pin HSMC_TX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently disabled " "Pin HSMC_TX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently disabled " "Pin HSMC_TX_D_N\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently disabled " "Pin HSMC_TX_D_N\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently disabled " "Pin HSMC_TX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently disabled " "Pin HSMC_TX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently disabled " "Pin HSMC_TX_D_N\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently disabled " "Pin HSMC_TX_D_P\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently disabled " "Pin HSMC_TX_D_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently disabled " "Pin HSMC_TX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently disabled " "Pin HSMC_TX_D_P\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently disabled " "Pin HSMC_TX_D_P\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently disabled " "Pin HSMC_TX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently disabled " "Pin HSMC_TX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently disabled " "Pin HSMC_TX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently disabled " "Pin HSMC_TX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently disabled " "Pin HSMC_TX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently disabled " "Pin HSMC_TX_D_P\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/" { { 0 { 0 ""} 0 4844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559074377248 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559074377247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.fit.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559074382626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2066 " "Peak virtual memory: 2066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559074397605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 03:13:17 2019 " "Processing ended: Wed May 29 03:13:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559074397605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:37 " "Elapsed time: 00:10:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559074397605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:56 " "Total CPU time (on all processors): 00:14:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559074397605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559074397605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559074399624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559074399628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 03:13:19 2019 " "Processing started: Wed May 29 03:13:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559074399628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559074399628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559074399628 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/VIP_TEST/mem_init/meminit.qip " "Tcl Script File software/VIP_TEST/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559074400137 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1559074400137 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559074413570 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559074413806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559074417511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 03:13:37 2019 " "Processing ended: Wed May 29 03:13:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559074417511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559074417511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559074417511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559074417511 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559074418846 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/VIP_TEST/mem_init/meminit.qip " "Tcl Script File software/VIP_TEST/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559074419859 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1559074419859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559074420028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559074420029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 03:13:39 2019 " "Processing started: Wed May 29 03:13:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559074420029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074420029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074420029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1559074420180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074431734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074431849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074431849 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559074435940 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559074435940 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559074435940 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vok1 " "Entity dcfifo_vok1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559074435940 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559074435940 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559074435940 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074435940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2i_150_qsys_pcie.out.sdc " "Synopsys Design Constraints File file not found: 'de2i_150_qsys_pcie.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436551 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074436553 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074436554 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436554 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559074436606 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436608 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436612 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436851 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074436967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074437763 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074437784 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074437815 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437815 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074437816 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437816 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437866 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074437914 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1559074438021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438136 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438137 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438172 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438210 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438250 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438293 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438332 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438373 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438418 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438456 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438494 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438530 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438573 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438616 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438656 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438697 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438737 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438783 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438831 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438876 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438917 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074438960 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074438960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439006 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439047 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439100 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439145 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439183 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439218 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439262 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439302 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439394 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439437 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439519 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439555 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439600 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439638 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439685 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439720 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439768 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559074439807 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A2/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074439807 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074440218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074440218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074440218 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074440218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074440700 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1559074440719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559074440904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1559074443489 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074443489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.535 " "Worst-case setup slack is -3.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.535           -2172.882 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -3.535           -2172.882 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736           -3181.301 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "   -1.736           -3181.301 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.228               0.000 n/a  " "   14.228               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.681               0.000 clock_50_1  " "   16.681               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.030               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   31.030               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.802               0.000 vga_clk  " "   34.802               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074443491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.224               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.257               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.394               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clock_50_1  " "    0.398               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.719               0.000 vga_clk  " "    3.719               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.326               0.000 n/a  " "    5.326               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074443902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074443902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.147 " "Worst-case recovery slack is 2.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.147               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.147               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.540               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    2.540               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.409               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.409               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074444082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.999 " "Worst-case removal slack is 0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.999               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.030               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    1.263               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074444273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.666               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.559               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.559               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 pcie_ref_clk  " "    4.813               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 clock_50_1  " "    9.772               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clock_50_2  " "   16.000               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clock_50_3  " "   16.000               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.621               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.621               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 vga_clk  " "   35.790               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074444303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074444303 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074445816 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074446078 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074446078 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559074446128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074446257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074452720 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074454705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074454705 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074454705 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074454705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074454706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1559074455768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074455768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.536 " "Worst-case setup slack is -2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536           -1171.744 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -2.536           -1171.744 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021            -261.240 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "   -1.021            -261.240 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.697               0.000 n/a  " "   14.697               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.026               0.000 clock_50_1  " "   17.026               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.714               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   31.714               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.304               0.000 vga_clk  " "   35.304               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074455777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074455776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.225               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.260               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.346               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clock_50_1  " "    0.356               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.228               0.000 vga_clk  " "    3.228               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.890               0.000 n/a  " "    4.890               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074456202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.557 " "Worst-case recovery slack is 2.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.557               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.557               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    2.943               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.834               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.834               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074456353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.907               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.940               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    1.138               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074456529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.666               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.492               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.492               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 pcie_ref_clk  " "    4.811               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.769               0.000 clock_50_1  " "    9.769               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clock_50_2  " "   16.000               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clock_50_3  " "   16.000               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.610               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.610               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 vga_clk  " "   35.790               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074456566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074456566 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074458215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 100 " "Number of Synchronizer Chains Found: 100" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.200 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.200" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.496 ns " "Worst Case Available Settling Time: 6.496 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074458504 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074458504 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559074458566 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074460097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074460097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559074460097 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074460097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074460099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.294 " "Worst-case setup slack is 2.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.294               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.294               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.314               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.314               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.066               0.000 n/a  " "   17.066               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.346               0.000 clock_50_1  " "   18.346               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.445               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   35.445               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.178               0.000 vga_clk  " "   38.178               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074460569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.063               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.078               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.177               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_50_1  " "    0.182               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 vga_clk  " "    0.922               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.685               0.000 n/a  " "    2.685               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074460964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074460964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.249 " "Worst-case recovery slack is 4.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.249               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    4.249               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.450               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    4.450               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.565               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.565               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074461141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.474               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.491               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.597               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074461320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.061               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    3.061               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.673               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.673               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 pcie_ref_clk  " "    4.570               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.312               0.000 clock_50_1  " "    9.312               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clock_50_2  " "   16.000               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clock_50_3  " "   16.000               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.731               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.731               0.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 vga_clk  " "   36.000               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559074461363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074461363 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074463226 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 100 " "Number of Synchronizer Chains Found: 100" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.200 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.200" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.538 ns " "Worst Case Available Settling Time: 9.538 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559074463478 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074463478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074465893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074465898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 102 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1167 " "Peak virtual memory: 1167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559074466766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 03:14:26 2019 " "Processing ended: Wed May 29 03:14:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559074466766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559074466766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559074466766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074466766 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1251 s " "Quartus Prime Full Compilation was successful. 0 errors, 1251 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559074468554 ""}
