##
## GENERATED FILE. DO NOT EDIT!

SOURCES = [
	"src/garyguo.net_openip_regslice_0/rtl/regslice.sv",
	"src/garyguo.net_openip_round_robin_arbiter_0/rtl/priority_arbiter.sv",
	"src/garyguo.net_openip_round_robin_arbiter_0/rtl/round_robin_arbiter.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_pkg.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_normalize.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_normalize_from_ieee.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_normalize_from_ieee_multi.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_normalize_from_int.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_normalize_from_int_multi.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_round.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_round_to_ieee.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_round_to_ieee_multi.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_round_to_int.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_round_to_int_multi.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_right_shift.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_mul.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_add.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_mul_add.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_div_sqrt.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu_compare.sv",
	"src/lowrisc_muntjac_fpu_0.1/rtl/muntjac_fpu.sv",
	"src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv",
	"src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv",
	"src/lowrisc_prim_fifo_sync_0/rtl/prim_fifo_sync.sv",
	"src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv",
	"src/lowrisc_prim_generic_ram_simple_2p_0/rtl/prim_generic_ram_simple_2p.sv",
	"src/lowrisc_tl_common_0.1/rtl/tl_pkg.sv",
	"src/lowrisc_tl_common_0.1/rtl/tl_burst_tracker.sv",
	"src/lowrisc_tl_common_0.1/rtl/tl_source_shifter.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_pkg.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_alu.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_pipeline.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_cs_registers.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_backend.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_decoder.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_compressed_decoder.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_btb.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_bp_bimodal.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_ras.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_instr_align.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_instr_buffer.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_frontend.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_reg_file_fpga.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_fp_reg_file_fpga.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_mul.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_mul_fast.sv",
	"src/lowrisc_muntjac_pipeline_0.1/rtl/muntjac_div.sv",
	"src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv",
	"src/lowrisc_tl_regslice_0.1/rtl/tl_regslice.sv",
	"src/lowrisc_tl_socket_m1_0.1/rtl/tl_socket_m1.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_data_downsizer.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_data_upsizer.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_size_downsizer.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_source_downsizer.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_sink_upsizer.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_fifo_converter.sv",
	"src/lowrisc_tl_adapter_0.1/rtl/tl_adapter.sv",
	"src/lowrisc_muntjac_core_0.1/rtl/muntjac_core.sv",
	"src/lowrisc_muntjac_core_0.1/rtl/muntjac_ptw.sv",
	"src/lowrisc_muntjac_core_0.1/rtl/muntjac_tlb.sv",
	"src/lowrisc_muntjac_core_0.1/rtl/muntjac_dcache.sv",
	"src/lowrisc_muntjac_core_0.1/rtl/muntjac_icache.sv",
]

HEADERS = [
	"src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv",
	"src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh",
	"src/lowrisc_prim_assert_0.1/rtl/prim_assert_yosys_macros.svh",
	"src/lowrisc_prim_assert_0.1/rtl/prim_assert_standard_macros.svh",
	"src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh",
	"src/lowrisc_tl_common_0.1/rtl/tl_util.svh",
]

INCLUDE_DIRS = [
	"src/lowrisc_prim_assert_0.1/rtl",
	"src/lowrisc_prim_util_memload_0/rtl",
	"src/lowrisc_tl_common_0.1/rtl",
]
