
*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11824 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.871 ; gain = 96.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:33]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
WARNING: [Synth 8-350] instance 'i0' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:39]
WARNING: [Synth 8-350] instance 'i1' of module 'Seqence_counter' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:40]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-350] instance 'i2' of module 'Instruction_Regester' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-350] instance 'i3' of module 'program_counter' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-350] instance 'i4' of module 'Address_Regester' requires 8 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:43]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-350] instance 'i5' of module 'Data_Regester' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:44]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:40]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:40]
WARNING: [Synth 8-6104] Input port 'AND' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-6104] Input port 'ADD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:43]
WARNING: [Synth 8-6104] Input port 'LDA' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:44]
WARNING: [Synth 8-6104] Input port 'CMA' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:45]
WARNING: [Synth 8-6104] Input port 'CIR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
WARNING: [Synth 8-6104] Input port 'CIL' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:47]
WARNING: [Synth 8-6090] variable 'E' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:73]
WARNING: [Synth 8-6090] variable 'datain' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:79]
WARNING: [Synth 8-6090] variable 'E' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 14 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:38]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-350] instance 'i6' of module 'processor_reg' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:45]
WARNING: [Synth 8-350] instance 'i7' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
WARNING: [Synth 8-350] instance 'i8' of module 'ALU' requires 14 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-685] variable 'S' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.145 ; gain = 151.684
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 88 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:16:23 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15500 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.168 ; gain = 96.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:33]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
WARNING: [Synth 8-350] instance 'i0' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:39]
WARNING: [Synth 8-350] instance 'i1' of module 'Seqence_counter' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:40]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-350] instance 'i2' of module 'Instruction_Regester' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-350] instance 'i3' of module 'program_counter' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-350] instance 'i4' of module 'Address_Regester' requires 8 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:43]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-350] instance 'i5' of module 'Data_Regester' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:44]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:38]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:38]
WARNING: [Synth 8-6104] Input port 'AND' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:40]
WARNING: [Synth 8-6104] Input port 'ADD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'LDA' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-6104] Input port 'CMA' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:43]
WARNING: [Synth 8-6104] Input port 'CIR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:44]
WARNING: [Synth 8-6104] Input port 'CIL' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 14 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:38]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-350] instance 'i6' of module 'processor_reg' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:45]
WARNING: [Synth 8-350] instance 'i7' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
WARNING: [Synth 8-350] instance 'i8' of module 'ALU' requires 14 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-685] variable 'S' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.805 ; gain = 150.852
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 85 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:22:22 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7760 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.793 ; gain = 96.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-350] instance 'i2' of module 'Instruction_Regester' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-350] instance 'i3' of module 'program_counter' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-350] instance 'i4' of module 'Address_Regester' requires 8 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:43]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-350] instance 'i5' of module 'Data_Regester' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:44]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:38]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:38]
WARNING: [Synth 8-6104] Input port 'AND' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:40]
WARNING: [Synth 8-6104] Input port 'ADD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'LDA' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-6104] Input port 'CMA' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:43]
WARNING: [Synth 8-6104] Input port 'CIR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:44]
WARNING: [Synth 8-6104] Input port 'CIL' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 14 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:38]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-350] instance 'i6' of module 'processor_reg' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:45]
WARNING: [Synth 8-350] instance 'i7' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
WARNING: [Synth 8-350] instance 'i8' of module 'ALU' requires 14 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-685] variable 'S' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.039 ; gain = 151.965
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 81 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:37:13 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14784 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.992 ; gain = 96.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-350] instance 'i2' of module 'Instruction_Regester' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-350] instance 'i3' of module 'program_counter' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:43]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:35]
WARNING: [Synth 8-6104] Input port 'INR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-350] instance 'i4' of module 'Address_Regester' requires 8 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:44]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:38]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-350] instance 'i6' of module 'processor_reg' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
WARNING: [Synth 8-350] instance 'i7' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-685] variable 'S' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.410 ; gain = 150.812
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 71 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:50:24 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8672 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 409.816 ; gain = 96.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-6104] Input port 'LD' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:38]
WARNING: [Synth 8-6104] Input port 'CLR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-350] instance 'i6' of module 'processor_reg' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
WARNING: [Synth 8-350] instance 'i7' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-685] variable 'S' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.730 ; gain = 151.363
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 63 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:57:13 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13416 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.621 ; gain = 96.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-685] variable 'S' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.562 ; gain = 151.555
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 59 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 18:03:13 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13424 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 409.500 ; gain = 96.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:34]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'R' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:38]
WARNING: [Synth 8-6104] Input port 'W' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 9 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:36]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:37]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:38]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:39]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:40]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:41]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:42]
WARNING: [Synth 8-6104] Input port 'X' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-350] instance 'i9' of module 'BUS' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
ERROR: [Synth 8-448] named port connection 'm' does not exist for instance 'i10' of module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:50]
WARNING: [Synth 8-350] instance 'i10' of module 'memory' requires 9 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.621 ; gain = 151.926
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 61 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 18:04:31 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5624 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.480 ; gain = 96.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:36]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:36]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
ERROR: [Synth 8-448] named port connection 'CLK' does not exist for instance 'i10' of module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.160 ; gain = 151.711
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 49 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 18:17:15 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8276 
ERROR: [Synth 8-1031] clk is not declared [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:70]
INFO: [Synth 8-2350] module memory ignored due to previous errors [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
Failed to read verilog 'D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 18:18:48 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9848 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.133 ; gain = 96.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
WARNING: [Synth 8-350] instance 'w8' of module 'Seqence_counter' requires 4 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:36]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:36]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 6 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 6 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.328 ; gain = 151.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.328 ; gain = 151.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.328 ; gain = 151.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.328 ; gain = 151.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 19    
+---Registers : 
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 19    
+---RAMs : 
	              128 Bit         RAMs := 6     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 49    
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 33    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-264] enable of latch \i6/u3/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/E_reg  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/i11/B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/i11/B_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i6/u3/i11/B_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i0/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i0/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i0/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i0/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i0/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W7/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W7/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W7/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W7/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W7/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q9/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q9/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q9/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q9/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q9/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W7/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W7/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W7/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W7/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W7/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q5/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q5/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q5/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q5/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q5/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W7/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W7/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W7/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W7/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W7/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q7/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q7/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q7/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q7/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q7/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W7/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W7/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W7/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W7/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W7/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q7/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q7/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q7/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q7/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q7/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i12/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i12/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i12/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i12/w8/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i12/w8/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/E_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/w1/w8/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/w1/w8/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/w1/w8/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/w1/w8/q6/B_reg[1]) is unused and will be removed from module mano.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 1st driver pin 'i_6/i7/D/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 1st driver pin 'i_6/i7/D__1/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 1st driver pin 'i_6/i7/D__3/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 1st driver pin 'i_6/i7/D__5/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'i_6/i7/D__7/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'i_6/i7/D__8/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'i_6/i7/D__10/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'i_6/i7/D__12/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 605.129 ; gain = 291.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|mano        | i3/Y4/m_reg       | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i4/Y3/m_reg       | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i5/Y2/m_reg       | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i6/u3/u1/Y2/m_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i8/u1/Y2/m_reg    | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i10/m_reg         | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+-------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 605.129 ; gain = 291.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|mano        | i3/Y4/m_reg       | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i4/Y3/m_reg       | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i5/Y2/m_reg       | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i6/u3/u1/Y2/m_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i8/u1/Y2/m_reg    | Implied   | 16 x 8               | RAM16X1S x 8   | 
|mano        | i10/m_reg         | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+-------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_16/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_22/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_27/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_33/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_51/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_56/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 1st driver pin 'i_61/O'
CRITICAL WARNING: [Synth 8-3352] multi-driven net I1 with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-5559] multi-driven net I1 is connected to constant driver, other driver is ignored
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 605.129 ; gain = 291.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin SC[3] has multiple drivers
ERROR: [Synth 8-2910] pin SC[2] has multiple drivers
ERROR: [Synth 8-2910] pin SC[1] has multiple drivers
ERROR: [Synth 8-2910] pin SC[0] has multiple drivers
ERROR: [Synth 8-2910] pin DR[7] has multiple drivers
ERROR: [Synth 8-2910] pin DR[6] has multiple drivers
ERROR: [Synth 8-2910] pin DR[5] has multiple drivers
ERROR: [Synth 8-2910] pin DR[4] has multiple drivers
ERROR: [Synth 8-2910] pin DR[3] has multiple drivers
ERROR: [Synth 8-2910] pin DR[2] has multiple drivers
ERROR: [Synth 8-2910] pin DR[1] has multiple drivers
ERROR: [Synth 8-2910] pin DR[0] has multiple drivers
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: [Synth 8-2910] pin B[3] has multiple drivers
ERROR: [Synth 8-2910] pin B[2] has multiple drivers
ERROR: [Synth 8-2910] pin B[1] has multiple drivers
ERROR: [Synth 8-2910] pin B[0] has multiple drivers
ERROR: [Synth 8-2910] pin J has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 605.129 ; gain = 291.109
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 222 Warnings, 45 Critical Warnings and 26 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 18:19:40 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14432 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.035 ; gain = 97.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:31]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 7 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-350] instance 'W6' of module 'operation_selecction' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:36]
WARNING: [Synth 8-350] instance 'W7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:36]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-350] instance 'Y4' of module 'memory' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-350] instance 'q8' of module 'operation_selecction' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-350] instance 'Y2' of module 'memory' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:31]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-350] instance 'q6' of module 'operation_selecction' requires 7 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:32]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-350] instance 'u1' of module 'Data_Regester' requires 5 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-350] instance 'i11' of module 'operation_selecction' requires 7 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-350] instance 'i12' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-350] instance 'w0' of module 'operation_selecction' requires 7 connections, but only 3 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:35]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
WARNING: [Synth 8-350] instance 'w1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-350] instance 'i7' of module 'operation_selecction' requires 7 connections, but only 6 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-350] instance 'q0' of module 'operation_selecction' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:31]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
WARNING: [Synth 8-350] instance 'q1' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:32]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port CLK
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.457 ; gain = 151.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.457 ; gain = 151.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.457 ; gain = 151.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 464.457 ; gain = 151.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 6     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 34    
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 19    
	   4 Input      4 Bit        Muxes := 17    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-264] enable of latch \i6/u3/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \i6/u3/datain_reg[7]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i6/u3/u1/Y2/dataout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/u1/DR_inferred__0 /\i6/u3/u1/DR_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/i11/B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/i11/B_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i6/u3/i11/B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\i8/u1/Y2/dataout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i4/Y3/dataout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i3/Y4/dataout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i5/Y2/dataout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i8/u1/DR_inferred__0 /\i8/u1/DR_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i1/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i1/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/Y4/dataout_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i3/q8/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/Y2/dataout_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i5/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/i11/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/E_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/Y2/W6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/Y2/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/Y2/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/Y2/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/Y2/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/q6/J_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/q6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/q6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/q6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i8/u1/q6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i9/q0/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i9/q0/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i9/q0/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i9/q0/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i10/W6/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i10/W6/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i10/W6/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i10/W6/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/u1/Y2/dataout_reg[0]) is unused and will be removed from module mano.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i3/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i3/PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i3/PC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\i3/PC_reg[3] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_0/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_2/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_4/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_5/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_7/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_8/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_10/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i0/i_12/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_15/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_17/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_19/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_20/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_22/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_23/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_25/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_4/i1/ww8/i_27/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_4/i5/DR_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 1st driver pin 'i_4/i7/i_63/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 1st driver pin 'i_4/i7/i_65/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 1st driver pin 'i_4/i7/i_67/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 1st driver pin 'i_4/i7/i_69/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'i_4/i7/i_71/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'i_4/i7/i_72/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'i_4/i7/i_74/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'i_4/i7/i_76/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:44]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.461 ; gain = 288.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.461 ; gain = 288.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 1st driver pin 'i6/u3/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 1st driver pin 'i6/u3/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[5] with 1st driver pin 'i6/u3/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[4] with 1st driver pin 'i6/u3/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[3] with 1st driver pin 'i6/u3/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[3] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[2] with 1st driver pin 'i6/u3/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[1] with 1st driver pin 'i6/u3/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[0] with 1st driver pin 'i6/u3/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[0] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 1st driver pin 'i8/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 1st driver pin 'i8/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[5] with 1st driver pin 'i8/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[4] with 1st driver pin 'i8/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[3] with 1st driver pin 'i8/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[3] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[2] with 1st driver pin 'i8/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[1] with 1st driver pin 'i8/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[0] with 1st driver pin 'i8/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[0] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.461 ; gain = 288.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin B[3] has multiple drivers
ERROR: [Synth 8-2910] pin B[2] has multiple drivers
ERROR: [Synth 8-2910] pin B[1] has multiple drivers
ERROR: [Synth 8-2910] pin B[0] has multiple drivers
ERROR: [Synth 8-2910] pin J has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 601.461 ; gain = 288.766
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 203 Warnings, 156 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:05:46 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14388 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.086 ; gain = 97.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
WARNING: [Synth 8-350] instance 'q9' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.602 ; gain = 151.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.602 ; gain = 151.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.602 ; gain = 151.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.602 ; gain = 151.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/E_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/E_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[3] )
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[0] with 1st driver pin 'i_2/i0/i_0/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[0] with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[1] with 1st driver pin 'i_2/i0/i_2/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[2] with 1st driver pin 'i_2/i0/i_4/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_2/i0/i_5/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_2/i0/i_7/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_2/i0/i_8/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_2/i0/i_10/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[7] with 1st driver pin 'i_2/i0/i_12/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 1st driver pin 'i_2/i7/i_48/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 1st driver pin 'i_2/i7/i_50/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 1st driver pin 'i_2/i7/i_52/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 1st driver pin 'i_2/i7/i_54/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'i_2/i7/i_56/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'i_2/i7/i_57/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'i_2/i7/i_59/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'i_2/i7/i_61/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 604.176 ; gain = 291.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 604.176 ; gain = 291.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[7]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[6]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[5]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[4]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[3]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[2]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[1]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[7]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[6]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[5]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[4]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[3]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[2]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[1]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[7]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[6]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[5]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[4]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[3]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[2]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[1]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 604.176 ; gain = 291.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin J has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.176 ; gain = 291.160
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 156 Warnings, 120 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:19:43 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11564 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.988 ; gain = 97.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
WARNING: [Synth 8-350] instance 'Y3' of module 'memory' requires 7 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:32]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-350] instance 'q4' of module 'operation_selecction' requires 6 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:33]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
WARNING: [Synth 8-350] instance 'q5' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.922 ; gain = 152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.922 ; gain = 152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.922 ; gain = 152.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 464.922 ; gain = 152.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/E_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Y3i_0/\i4/Y3/dataout_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/Y3/dataout_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i4/q4/B_reg[0]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/u3/E_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\i3/PC_reg[3] )
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[0] with 1st driver pin 'i_2/i0/i_0/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[0] with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_2/i0/i_2/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[2] with 1st driver pin 'i_2/i0/i_4/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_2/i0/i_5/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[4] with 1st driver pin 'i_2/i0/i_7/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[5] with 1st driver pin 'i_2/i0/i_8/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[6] with 1st driver pin 'i_2/i0/i_10/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[7] with 1st driver pin 'i_2/i0/i_12/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net T[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 1st driver pin 'i_2/i7/i_48/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[0] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 1st driver pin 'i_2/i7/i_50/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[1] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 1st driver pin 'i_2/i7/i_52/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[2] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 1st driver pin 'i_2/i7/i_54/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[3] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'i_2/i7/i_56/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'i_2/i7/i_57/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'i_2/i7/i_59/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'i_2/i7/i_61/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:43]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 604.109 ; gain = 291.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 604.109 ; gain = 291.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[7]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[6]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[5]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[4]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[3]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[2]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[1]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i6/u3/datain_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i6/u3/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[7]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[6]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[5]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[4]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[3]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[2]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[1]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i8/datain_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i8/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[7]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[6]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[5]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[4]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[3]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[2]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[1]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-3332] Sequential element (i10/dataout_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i10/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 604.109 ; gain = 291.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin J has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 604.109 ; gain = 291.219
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 158 Warnings, 120 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:20:46 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12844 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.090 ; gain = 97.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
WARNING: [Synth 8-350] instance 'q7' of module 'Timer' requires 2 connections, but only 1 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.047 ; gain = 151.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.047 ; gain = 151.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.047 ; gain = 151.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.047 ; gain = 151.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/E_reg )
WARNING: [Synth 8-3332] Sequential element (i6/u3/E_reg) is unused and will be removed from module mano.
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/E_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \i8/datain_reg[7]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i3/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i3/PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i3/PC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\i3/PC_reg[3] )
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[7]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[6]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[5]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[4]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[3]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[2]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[1]) is unused and will be removed from module mano.
WARNING: [Synth 8-3332] Sequential element (i6/AC_reg[0]) is unused and will be removed from module mano.
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_0/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'VCC' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_2/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_4/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_5/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_7/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_8/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_10/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 1st driver pin 'i_1/i0/i_12/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net O with 2nd driver pin 'GND' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net O is connected to constant driver, other driver is ignored [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:33]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 606.516 ; gain = 293.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 606.516 ; gain = 293.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \i7/J_reg  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 606.516 ; gain = 293.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 606.516 ; gain = 293.488
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 129 Warnings, 24 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:22:25 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5920 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.246 ; gain = 96.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'datain' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
WARNING: [Synth 8-350] instance 'u3' of module 'ALU' requires 8 connections, but only 2 given [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:33]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.246 ; gain = 151.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.246 ; gain = 151.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.246 ; gain = 151.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.246 ; gain = 151.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i6/u3/E_reg )
WARNING: [Synth 8-3332] Sequential element (i6/u3/E_reg) is unused and will be removed from module mano.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.199 ; gain = 295.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.199 ; gain = 295.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.199 ; gain = 295.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.199 ; gain = 295.469
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 103 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:24:07 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13332 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.984 ; gain = 97.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:53]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.141 ; gain = 152.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.141 ; gain = 152.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.141 ; gain = 152.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.141 ; gain = 152.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 605.012 ; gain = 292.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 605.012 ; gain = 292.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 605.012 ; gain = 292.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 605.012 ; gain = 292.152
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 100 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:25:16 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15040 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.406 ; gain = 96.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.969 ; gain = 150.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.969 ; gain = 150.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.969 ; gain = 150.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.969 ; gain = 150.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.867 ; gain = 290.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.867 ; gain = 290.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.867 ; gain = 290.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.867 ; gain = 290.641
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 100 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:30:15 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1048 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 409.527 ; gain = 96.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
WARNING: [Synth 8-85] always block has no event control specified [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:39]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 151.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 151.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 151.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.703 ; gain = 151.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 606.148 ; gain = 293.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 606.148 ; gain = 293.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 606.148 ; gain = 293.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.148 ; gain = 293.355
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 101 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:32:23 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3184 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.059 ; gain = 97.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.828 ; gain = 151.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.828 ; gain = 151.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.828 ; gain = 151.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.828 ; gain = 151.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 2nd driver pin 'i8/datain_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 2nd driver pin 'i8/datain_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 1st driver pin 'i10/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 2nd driver pin 'i8/datain_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 1st driver pin 'i10/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 2nd driver pin 'i8/datain_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 1st driver pin 'i10/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 2nd driver pin 'i8/datain_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 1st driver pin 'i10/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 2nd driver pin 'i8/datain_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 1st driver pin 'i10/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 2nd driver pin 'i8/datain_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 1st driver pin 'i10/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 2nd driver pin 'i8/datain_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:56]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |    34|
|5     |LUT3     |    39|
|6     |LUT4     |    13|
|7     |LUT5     |    37|
|8     |LUT6     |    21|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     8|
|11    |FDRE     |    44|
|12    |LD       |    14|
|13    |IBUF     |     9|
|14    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   297|
|2     |  i1     |Seqence_counter      |    38|
|3     |  i10    |memory               |    16|
|4     |  i2     |Instruction_Regester |    48|
|5     |  i3     |program_counter      |    10|
|6     |  i4     |Address_Regester     |    10|
|7     |  i5     |Data_Regester        |    22|
|8     |  i6     |processor_reg        |    21|
|9     |  i7     |operation_selecction |    32|
|10    |  i8     |ALU                  |    17|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.590 ; gain = 291.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 100 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 703.934 ; gain = 403.727
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/micro_projects/project_5/project_5.runs/synth_1/mano.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mano_utilization_synth.rpt -pb mano_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 703.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 19:33:57 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9252 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.020 ; gain = 95.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
ERROR: [Synth 8-685] variable 'T' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.156 ; gain = 151.020
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 20:42:46 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8360 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 409.992 ; gain = 96.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
ERROR: [Synth 8-685] variable 'SC' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.309 ; gain = 151.293
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 20:44:08 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12932 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 409.645 ; gain = 96.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-6104] Input port 'AC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[1]
WARNING: [Synth 8-3331] design Seqence_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design Timer has unconnected port SC[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.566 ; gain = 151.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.566 ; gain = 151.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.566 ; gain = 151.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.566 ; gain = 151.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.355 ; gain = 296.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.355 ; gain = 296.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 609.355 ; gain = 296.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin DR[7] has multiple drivers
ERROR: [Synth 8-2910] pin DR[6] has multiple drivers
ERROR: [Synth 8-2910] pin DR[5] has multiple drivers
ERROR: [Synth 8-2910] pin DR[4] has multiple drivers
ERROR: [Synth 8-2910] pin DR[3] has multiple drivers
ERROR: [Synth 8-2910] pin DR[2] has multiple drivers
ERROR: [Synth 8-2910] pin DR[1] has multiple drivers
ERROR: [Synth 8-2910] pin DR[0] has multiple drivers
ERROR: [Synth 8-2910] pin AC[7] has multiple drivers
ERROR: [Synth 8-2910] pin AC[6] has multiple drivers
ERROR: [Synth 8-2910] pin AC[5] has multiple drivers
ERROR: [Synth 8-2910] pin AC[4] has multiple drivers
ERROR: [Synth 8-2910] pin AC[3] has multiple drivers
ERROR: [Synth 8-2910] pin AC[2] has multiple drivers
ERROR: [Synth 8-2910] pin AC[1] has multiple drivers
ERROR: [Synth 8-2910] pin AC[0] has multiple drivers
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.355 ; gain = 296.324
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 91 Warnings, 0 Critical Warnings and 25 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 20:46:48 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4160 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.477 ; gain = 96.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[7]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[6]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[5]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[4]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[2]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[1]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.609 ; gain = 151.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.609 ; gain = 151.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.609 ; gain = 151.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.609 ; gain = 151.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.355 ; gain = 291.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.355 ; gain = 291.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 604.355 ; gain = 291.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin data[7] has multiple drivers
ERROR: [Synth 8-2910] pin data[6] has multiple drivers
ERROR: [Synth 8-2910] pin data[5] has multiple drivers
ERROR: [Synth 8-2910] pin data[4] has multiple drivers
ERROR: [Synth 8-2910] pin data[3] has multiple drivers
ERROR: [Synth 8-2910] pin data[2] has multiple drivers
ERROR: [Synth 8-2910] pin data[1] has multiple drivers
ERROR: [Synth 8-2910] pin data[0] has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.355 ; gain = 291.086
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 104 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 20:48:53 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13864 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 409.465 ; gain = 96.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'IR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:43]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-6104] Input port 'PC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:44]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'AR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:45]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-6104] Input port 'AC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'E' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
ERROR: [Synth 8-685] variable 'data' should not be used in output port connection [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.363 ; gain = 150.914
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 11 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May  8 20:51:52 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.953 ; gain = 96.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
WARNING: [Synth 8-6104] Input port 'T' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:41]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
WARNING: [Synth 8-6104] Input port 'SC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:42]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'IR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:43]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-6104] Input port 'PC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:44]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'AR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:45]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
WARNING: [Synth 8-6104] Input port 'DR' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:46]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
WARNING: [Synth 8-6104] Input port 'AC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:47]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
WARNING: [Synth 8-6104] Input port 'J' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:48]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'E' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
WARNING: [Synth 8-6104] Input port 'S' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:50]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[7]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[6]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[5]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[4]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[2]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[1]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 464.828 ; gain = 151.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.828 ; gain = 151.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.828 ; gain = 151.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.828 ; gain = 151.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[3] with 1st driver pin 'i3/PC_inferred__0/out[3]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[3] with 2nd driver pin 'PC[3]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[2] with 1st driver pin 'i3/PC_inferred__0/out[2]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[2] with 2nd driver pin 'PC[2]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[1] with 1st driver pin 'i3/PC_inferred__0/out[1]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[1] with 2nd driver pin 'PC[1]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[0] with 1st driver pin 'i3/PC_inferred__0/out[0]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC[0] with 2nd driver pin 'PC[0]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net S[2] with 1st driver pin 'i9/__0/S[2]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net S[2] with 2nd driver pin 'S[2]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net S[1] with 1st driver pin 'i9/__0/S[1]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net S[1] with 2nd driver pin 'S[1]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net S[0] with 1st driver pin 'i9/__0/S[0]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net S[0] with 2nd driver pin 'S[0]' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 608.000 ; gain = 294.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 608.000 ; gain = 294.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[7] with 1st driver pin 'IR_IBUF[7]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[7] with 2nd driver pin 'i2/IR_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[1] with 1st driver pin 'T_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[1] with 2nd driver pin 'i_96/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 2nd driver pin 'i8/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[6] with 1st driver pin 'IR_IBUF[6]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[6] with 2nd driver pin 'i2/IR_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 2nd driver pin 'i8/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[5] with 1st driver pin 'IR_IBUF[5]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[5] with 2nd driver pin 'i2/IR_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 1st driver pin 'i10/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 2nd driver pin 'i8/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[4] with 1st driver pin 'IR_IBUF[4]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[4] with 2nd driver pin 'i2/IR_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 1st driver pin 'i10/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 2nd driver pin 'i8/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[3] with 1st driver pin 'IR_IBUF[3]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[3] with 2nd driver pin 'i2/IR_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 1st driver pin 'i10/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 2nd driver pin 'i8/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[2] with 1st driver pin 'IR_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[2] with 2nd driver pin 'i2/IR_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 1st driver pin 'i10/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 2nd driver pin 'i8/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[1] with 1st driver pin 'IR_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[1] with 2nd driver pin 'i2/IR_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 1st driver pin 'i10/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 2nd driver pin 'i8/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[0] with 1st driver pin 'IR_IBUF[0]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net IR_IBUF[0] with 2nd driver pin 'i2/IR_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 1st driver pin 'i10/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 2nd driver pin 'i8/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[7] with 1st driver pin 'AC_IBUF[7]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[7] with 2nd driver pin 'i6/AC_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[6] with 1st driver pin 'AC_IBUF[6]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[6] with 2nd driver pin 'i6/AC_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[5] with 1st driver pin 'AC_IBUF[5]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[5] with 2nd driver pin 'i6/AC_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[4] with 1st driver pin 'AC_IBUF[4]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[4] with 2nd driver pin 'i6/AC_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[3] with 1st driver pin 'AC_IBUF[3]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[3] with 2nd driver pin 'i6/AC_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[2] with 1st driver pin 'AC_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[2] with 2nd driver pin 'i6/AC_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[1] with 1st driver pin 'AC_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[1] with 2nd driver pin 'i6/AC_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[0] with 1st driver pin 'AC_IBUF[0]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_IBUF[0] with 2nd driver pin 'i6/AC_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net J_IBUF with 1st driver pin 'J_IBUF_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net J_IBUF with 2nd driver pin 'i7/J_reg/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[2] with 1st driver pin 'T_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[2] with 2nd driver pin 'i_94/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[3] with 1st driver pin 'B_IBUF[3]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[3] with 2nd driver pin 'i7/B_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[2] with 1st driver pin 'B_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[2] with 2nd driver pin 'i7/B_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[1] with 1st driver pin 'B_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[1] with 2nd driver pin 'i7/B_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[0] with 1st driver pin 'B_IBUF[0]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net B_IBUF[0] with 2nd driver pin 'i7/B_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net E_IBUF with 1st driver pin 'E_IBUF_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net E_IBUF with 2nd driver pin 'i8/E_reg/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[0] with 1st driver pin 'AR_IBUF[0]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[0] with 2nd driver pin 'i4/AR_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[1] with 1st driver pin 'AR_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[1] with 2nd driver pin 'i4/AR_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[2] with 1st driver pin 'AR_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[2] with 2nd driver pin 'i4/AR_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[3] with 1st driver pin 'AR_IBUF[3]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AR_IBUF[3] with 2nd driver pin 'i4/AR_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[3] with 1st driver pin 'T_IBUF[3]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[3] with 2nd driver pin 'i_100/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[7] with 1st driver pin 'D_IBUF[7]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[7] with 2nd driver pin 'i_102/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[4] with 1st driver pin 'T_IBUF[4]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net T_IBUF[4] with 2nd driver pin 'i_99/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[2] with 1st driver pin 'D_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[2] with 2nd driver pin 'i_105/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[1] with 1st driver pin 'D_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[1] with 2nd driver pin 'i_108/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[0] with 1st driver pin 'D_IBUF[0]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[0] with 2nd driver pin 'i_107/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[6] with 1st driver pin 'D_IBUF[6]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_IBUF[6] with 2nd driver pin 'i_101/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:46]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       60|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     2|
|3     |LUT2     |    18|
|4     |LUT3     |    26|
|5     |LUT4     |    11|
|6     |LUT5     |    15|
|7     |LUT6     |    37|
|8     |RAM16X1S |     8|
|9     |FDRE     |    39|
|10    |LD       |    14|
|11    |IBUF     |    61|
|12    |OBUF     |     8|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   240|
|2     |  i1     |Seqence_counter      |     9|
|3     |  i10    |memory               |    29|
|4     |  i2     |Instruction_Regester |     9|
|5     |  i4     |Address_Regester     |    14|
|6     |  i5     |Data_Regester        |    22|
|7     |  i6     |processor_reg        |    11|
|8     |  i7     |operation_selecction |    10|
|9     |  i8     |ALU                  |    66|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 134 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 608.398 ; gain = 295.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 116 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 703.637 ; gain = 403.602
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/micro_projects/project_5/project_5.runs/synth_1/mano.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mano_utilization_synth.rpt -pb mano_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 703.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 20:52:49 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.242 ; gain = 95.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[7]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[6]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[5]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[4]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[2]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[1]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.289 ; gain = 150.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.289 ; gain = 150.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.289 ; gain = 150.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 465.289 ; gain = 150.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 2nd driver pin 'i8/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 2nd driver pin 'i8/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 1st driver pin 'i10/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 2nd driver pin 'i8/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 1st driver pin 'i10/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 2nd driver pin 'i8/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 1st driver pin 'i10/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 2nd driver pin 'i8/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 1st driver pin 'i10/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 2nd driver pin 'i8/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 1st driver pin 'i10/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 2nd driver pin 'i8/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 1st driver pin 'i10/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 2nd driver pin 'i8/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |    34|
|5     |LUT3     |    39|
|6     |LUT4     |    13|
|7     |LUT5     |    37|
|8     |LUT6     |    21|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     8|
|11    |FDRE     |    44|
|12    |LD       |    14|
|13    |IBUF     |     9|
|14    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   297|
|2     |  i1     |Seqence_counter      |    38|
|3     |  i10    |memory               |    16|
|4     |  i2     |Instruction_Regester |    48|
|5     |  i3     |program_counter      |    10|
|6     |  i4     |Address_Regester     |    10|
|7     |  i5     |Data_Regester        |    22|
|8     |  i6     |processor_reg        |    21|
|9     |  i7     |operation_selecction |    32|
|10    |  i8     |ALU                  |    17|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 609.105 ; gain = 294.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 104 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 708.434 ; gain = 406.953
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/micro_projects/project_5/project_5.runs/synth_1/mano.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mano_utilization_synth.rpt -pb mano_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 708.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:03:51 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4664 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.004 ; gain = 96.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[7]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[6]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[5]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[4]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[2]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[1]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.398 ; gain = 151.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.398 ; gain = 151.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.398 ; gain = 151.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.398 ; gain = 151.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 1st driver pin 'i10/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[7] with 2nd driver pin 'i8/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 1st driver pin 'i10/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[6] with 2nd driver pin 'i8/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 1st driver pin 'i10/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[5] with 2nd driver pin 'i8/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 1st driver pin 'i10/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[4] with 2nd driver pin 'i8/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 1st driver pin 'i10/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[3] with 2nd driver pin 'i8/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 1st driver pin 'i10/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[2] with 2nd driver pin 'i8/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 1st driver pin 'i10/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[1] with 2nd driver pin 'i8/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 1st driver pin 'i10/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_OBUF[0] with 2nd driver pin 'i8/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |    34|
|5     |LUT3     |    39|
|6     |LUT4     |    13|
|7     |LUT5     |    37|
|8     |LUT6     |    21|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     8|
|11    |FDRE     |    44|
|12    |LD       |    14|
|13    |IBUF     |    17|
|14    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   305|
|2     |  i1     |Seqence_counter      |    38|
|3     |  i10    |memory               |    16|
|4     |  i2     |Instruction_Regester |    48|
|5     |  i3     |program_counter      |    10|
|6     |  i4     |Address_Regester     |    10|
|7     |  i5     |Data_Regester        |    22|
|8     |  i6     |processor_reg        |    21|
|9     |  i7     |operation_selecction |    32|
|10    |  i8     |ALU                  |    17|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.320 ; gain = 296.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 104 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 707.840 ; gain = 407.051
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/micro_projects/project_5/project_5.runs/synth_1/mano.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mano_utilization_synth.rpt -pb mano_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 707.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:18:09 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10716 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.910 ; gain = 96.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[7]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[6]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[5]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[4]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[2]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[1]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 150.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 150.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 150.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 464.703 ; gain = 150.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |    34|
|5     |LUT3     |    39|
|6     |LUT4     |    13|
|7     |LUT5     |    37|
|8     |LUT6     |    21|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     8|
|11    |FDRE     |    44|
|12    |LD       |    14|
|13    |IBUF     |     9|
|14    |OBUF     |    77|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   305|
|2     |  i1     |Seqence_counter      |    38|
|3     |  i10    |memory               |    16|
|4     |  i2     |Instruction_Regester |    48|
|5     |  i3     |program_counter      |    10|
|6     |  i4     |Address_Regester     |    10|
|7     |  i5     |Data_Regester        |    22|
|8     |  i6     |processor_reg        |    21|
|9     |  i7     |operation_selecction |    32|
|10    |  i8     |ALU                  |    17|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 606.504 ; gain = 292.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 703.844 ; gain = 402.848
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/micro_projects/project_5/project_5.runs/synth_1/mano.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mano_utilization_synth.rpt -pb mano_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 703.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:20:46 2024...

*** Running vivado
    with args -log mano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mano.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mano.tcl -notrace
Command: synth_design -top mano -part xa7a15tcpg236-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3440 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.859 ; gain = 96.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mano' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (1#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seqence_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seqence_counter' (2#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Seqence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Regester' (3#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Instruction_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Address_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Regester' (5#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Address_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Regester' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Regester' (6#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Data_Regester.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor_reg' (7#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/processor_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation_selecction' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:54]
INFO: [Synth 8-6155] done synthesizing module 'operation_selecction' (8#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6104] Input port 'dataAC' has an internal driver [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUS' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (10#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mano' (12#1) [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port D[4]
WARNING: [Synth 8-3331] design memory has unconnected port T[7]
WARNING: [Synth 8-3331] design memory has unconnected port T[5]
WARNING: [Synth 8-3331] design memory has unconnected port T[2]
WARNING: [Synth 8-3331] design memory has unconnected port T[0]
WARNING: [Synth 8-3331] design BUS has unconnected port D[4]
WARNING: [Synth 8-3331] design BUS has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design ALU has unconnected port D[6]
WARNING: [Synth 8-3331] design ALU has unconnected port D[5]
WARNING: [Synth 8-3331] design ALU has unconnected port D[4]
WARNING: [Synth 8-3331] design ALU has unconnected port D[3]
WARNING: [Synth 8-3331] design ALU has unconnected port T[7]
WARNING: [Synth 8-3331] design ALU has unconnected port T[6]
WARNING: [Synth 8-3331] design ALU has unconnected port T[4]
WARNING: [Synth 8-3331] design ALU has unconnected port T[2]
WARNING: [Synth 8-3331] design ALU has unconnected port T[1]
WARNING: [Synth 8-3331] design ALU has unconnected port T[0]
WARNING: [Synth 8-3331] design ALU has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[7]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[6]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[5]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[4]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[3]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[2]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[1]
WARNING: [Synth 8-3331] design ALU has unconnected port datain[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[7]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[6]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[5]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[4]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port T[0]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[3]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[2]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[1]
WARNING: [Synth 8-3331] design operation_selecction has unconnected port SC[0]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[5]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port D[3]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[7]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[6]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[4]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[2]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[1]
WARNING: [Synth 8-3331] design processor_reg has unconnected port T[0]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Data_Regester has unconnected port T[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port T[1]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[7]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[6]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[5]
WARNING: [Synth 8-3331] design Address_Regester has unconnected port datain[4]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[1]
WARNING: [Synth 8-3331] design program_counter has unconnected port D[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[3]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[2]
WARNING: [Synth 8-3331] design program_counter has unconnected port T[0]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[7]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[6]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[5]
WARNING: [Synth 8-3331] design program_counter has unconnected port datain[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[1]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port D[0]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[7]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[6]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[5]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[4]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[3]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[2]
WARNING: [Synth 8-3331] design Instruction_Regester has unconnected port T[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.797 ; gain = 151.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.797 ; gain = 151.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.797 ; gain = 151.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-1Q
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/operation_selecction.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 465.797 ; gain = 151.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Seqence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Regester 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Address_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Regester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processor_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module operation_selecction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|mano        | i10/m_reg  | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[7] with 1st driver pin 'dataAC_IBUF[7]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[7] with 2nd driver pin 'i8/dataout_reg[7]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[6] with 1st driver pin 'dataAC_IBUF[6]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[6] with 2nd driver pin 'i8/dataout_reg[6]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[5] with 1st driver pin 'dataAC_IBUF[5]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[5] with 2nd driver pin 'i8/dataout_reg[5]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[4] with 1st driver pin 'dataAC_IBUF[4]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[4] with 2nd driver pin 'i8/dataout_reg[4]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[3] with 1st driver pin 'dataAC_IBUF[3]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[3] with 2nd driver pin 'i8/dataout_reg[3]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[2] with 1st driver pin 'dataAC_IBUF[2]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[2] with 2nd driver pin 'i8/dataout_reg[2]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[1] with 1st driver pin 'dataAC_IBUF[1]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[1] with 2nd driver pin 'i8/dataout_reg[1]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[0] with 1st driver pin 'dataAC_IBUF[0]_inst/O' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/mano.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataAC_IBUF[0] with 2nd driver pin 'i8/dataout_reg[0]/Q' [D:/micro_projects/project_5/project_5.srcs/sources_1/new/ALU.v:58]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |    34|
|5     |LUT3     |    39|
|6     |LUT4     |    13|
|7     |LUT5     |    37|
|8     |LUT6     |    21|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     8|
|11    |FDRE     |    44|
|12    |LD       |    14|
|13    |IBUF     |    17|
|14    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   305|
|2     |  i1     |Seqence_counter      |    38|
|3     |  i10    |memory               |    16|
|4     |  i2     |Instruction_Regester |    48|
|5     |  i3     |program_counter      |    10|
|6     |  i4     |Address_Regester     |    10|
|7     |  i5     |Data_Regester        |    22|
|8     |  i6     |processor_reg        |    21|
|9     |  i7     |operation_selecction |    32|
|10    |  i8     |ALU                  |    17|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 611.727 ; gain = 297.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 105 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 706.539 ; gain = 405.254
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/micro_projects/project_5/project_5.runs/synth_1/mano.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mano_utilization_synth.rpt -pb mano_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 706.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:52:38 2024...
