<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/nativeInst_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef CPU_X86_NATIVEINST_X86_HPP
 26 #define CPU_X86_NATIVEINST_X86_HPP
 27 
 28 #include &quot;asm/assembler.hpp&quot;
 29 #include &quot;runtime/icache.hpp&quot;
 30 #include &quot;runtime/os.hpp&quot;
 31 #include &quot;runtime/safepointMechanism.hpp&quot;
 32 
 33 // We have interfaces for the following instructions:
 34 // - NativeInstruction
 35 // - - NativeCall
 36 // - - NativeMovConstReg
 37 // - - NativeMovConstRegPatching
 38 // - - NativeMovRegMem
 39 // - - NativeMovRegMemPatching
 40 // - - NativeJump
 41 // - - NativeFarJump
 42 // - - NativeIllegalOpCode
 43 // - - NativeGeneralJump
 44 // - - NativeReturn
 45 // - - NativeReturnX (return with argument)
 46 // - - NativePushConst
 47 // - - NativeTstRegMem
 48 
 49 // The base class for different kinds of native instruction abstractions.
 50 // Provides the primitive operations to manipulate code relative to this.
 51 
 52 class NativeInstruction {
 53   friend class Relocation;
 54 
 55  public:
 56   enum Intel_specific_constants {
 57     nop_instruction_code        = 0x90,
 58     nop_instruction_size        =    1
 59   };
 60 
 61   bool is_nop()                        { return ubyte_at(0) == nop_instruction_code; }
 62   inline bool is_call();
 63   inline bool is_call_reg();
 64   inline bool is_illegal();
 65   inline bool is_return();
 66   inline bool is_jump();
 67   inline bool is_jump_reg();
 68   inline bool is_far_jump();
 69   inline bool is_cond_jump();
 70   inline bool is_safepoint_poll();
 71   inline bool is_mov_literal64();
 72 
 73  protected:
 74   address addr_at(int offset) const    { return address(this) + offset; }
 75 
 76   s_char sbyte_at(int offset) const    { return *(s_char*) addr_at(offset); }
 77   u_char ubyte_at(int offset) const    { return *(u_char*) addr_at(offset); }
 78 
 79   jint int_at(int offset) const         { return *(jint*) addr_at(offset); }
 80 
 81   intptr_t ptr_at(int offset) const    { return *(intptr_t*) addr_at(offset); }
 82 
 83   oop  oop_at (int offset) const       { return *(oop*) addr_at(offset); }
 84 
 85 
 86   void set_char_at(int offset, char c)        { *addr_at(offset) = (u_char)c; wrote(offset); }
 87   void set_int_at(int offset, jint  i)        { *(jint*)addr_at(offset) = i;  wrote(offset); }
 88   void set_ptr_at (int offset, intptr_t  ptr) { *(intptr_t*) addr_at(offset) = ptr;  wrote(offset); }
 89   void set_oop_at (int offset, oop  o)        { *(oop*) addr_at(offset) = o;  wrote(offset); }
 90 
 91   // This doesn&#39;t really do anything on Intel, but it is the place where
 92   // cache invalidation belongs, generically:
 93   void wrote(int offset);
 94 
 95  public:
 96 
 97   // unit test stuff
 98   static void test() {}                 // override for testing
 99 
100   inline friend NativeInstruction* nativeInstruction_at(address address);
101 };
102 
103 inline NativeInstruction* nativeInstruction_at(address address) {
104   NativeInstruction* inst = (NativeInstruction*)address;
105 #ifdef ASSERT
106   //inst-&gt;verify();
107 #endif
108   return inst;
109 }
110 
111 class NativePltCall: public NativeInstruction {
112 public:
113   enum Intel_specific_constants {
114     instruction_code           = 0xE8,
115     instruction_size           =    5,
116     instruction_offset         =    0,
117     displacement_offset        =    1,
118     return_address_offset      =    5
119   };
120   address instruction_address() const { return addr_at(instruction_offset); }
121   address next_instruction_address() const { return addr_at(return_address_offset); }
122   address displacement_address() const { return addr_at(displacement_offset); }
123   int displacement() const { return (jint) int_at(displacement_offset); }
124   address return_address() const { return addr_at(return_address_offset); }
125   address destination() const;
126   address plt_entry() const;
127   address plt_jump() const;
128   address plt_load_got() const;
129   address plt_resolve_call() const;
130   address plt_c2i_stub() const;
131   void set_stub_to_clean();
132 
133   void  reset_to_plt_resolve_call();
134   void  set_destination_mt_safe(address dest);
135 
136   void verify() const;
137 };
138 
139 inline NativePltCall* nativePltCall_at(address address) {
140   NativePltCall* call = (NativePltCall*) address;
141 #ifdef ASSERT
142   call-&gt;verify();
143 #endif
144   return call;
145 }
146 
147 inline NativePltCall* nativePltCall_before(address addr) {
148   address at = addr - NativePltCall::instruction_size;
149   return nativePltCall_at(at);
150 }
151 
152 class NativeCall;
153 inline NativeCall* nativeCall_at(address address);
154 // The NativeCall is an abstraction for accessing/manipulating native call imm32/rel32off
155 // instructions (used to manipulate inline caches, primitive &amp; dll calls, etc.).
156 
157 class NativeCall: public NativeInstruction {
158  public:
159   enum Intel_specific_constants {
160     instruction_code            = 0xE8,
161     instruction_size            =    5,
162     instruction_offset          =    0,
163     displacement_offset         =    1,
164     return_address_offset       =    5
165   };
166 
167   enum { cache_line_size = BytesPerWord };  // conservative estimate!
168 
169   address instruction_address() const       { return addr_at(instruction_offset); }
170   address next_instruction_address() const  { return addr_at(return_address_offset); }
171   int   displacement() const                { return (jint) int_at(displacement_offset); }
172   address displacement_address() const      { return addr_at(displacement_offset); }
173   address return_address() const            { return addr_at(return_address_offset); }
174   address destination() const;
175   void  set_destination(address dest)       {
176 #ifdef AMD64
177     intptr_t disp = dest - return_address();
178     guarantee(disp == (intptr_t)(jint)disp, &quot;must be 32-bit offset&quot;);
179 #endif // AMD64
180     set_int_at(displacement_offset, dest - return_address());
181   }
182   void  set_destination_mt_safe(address dest);
183 
184   void  verify_alignment() { assert((intptr_t)addr_at(displacement_offset) % BytesPerInt == 0, &quot;must be aligned&quot;); }
185   void  verify();
186   void  print();
187 
188   // Creation
189   inline friend NativeCall* nativeCall_at(address address);
190   inline friend NativeCall* nativeCall_before(address return_address);
191 
192   static bool is_call_at(address instr) {
193     return ((*instr) &amp; 0xFF) == NativeCall::instruction_code;
194   }
195 
196   static bool is_call_before(address return_address) {
197     return is_call_at(return_address - NativeCall::return_address_offset);
198   }
199 
200   static bool is_call_to(address instr, address target) {
201     return nativeInstruction_at(instr)-&gt;is_call() &amp;&amp;
202       nativeCall_at(instr)-&gt;destination() == target;
203   }
204 
205 #if INCLUDE_AOT
206   static bool is_far_call(address instr, address target) {
207     intptr_t disp = target - (instr + sizeof(int32_t));
208     return !Assembler::is_simm32(disp);
209   }
210 #endif
211 
212   // MT-safe patching of a call instruction.
213   static void insert(address code_pos, address entry);
214 
215   static void replace_mt_safe(address instr_addr, address code_buffer);
216 };
217 
218 inline NativeCall* nativeCall_at(address address) {
219   NativeCall* call = (NativeCall*)(address - NativeCall::instruction_offset);
220 #ifdef ASSERT
221   call-&gt;verify();
222 #endif
223   return call;
224 }
225 
226 inline NativeCall* nativeCall_before(address return_address) {
227   NativeCall* call = (NativeCall*)(return_address - NativeCall::return_address_offset);
228 #ifdef ASSERT
229   call-&gt;verify();
230 #endif
231   return call;
232 }
233 
234 class NativeCallReg: public NativeInstruction {
235  public:
236   enum Intel_specific_constants {
237     instruction_code            = 0xFF,
238     instruction_offset          =    0,
239     return_address_offset_norex =    2,
240     return_address_offset_rex   =    3
241   };
242 
243   int next_instruction_offset() const  {
244     if (ubyte_at(0) == NativeCallReg::instruction_code) {
245       return return_address_offset_norex;
246     } else {
247       return return_address_offset_rex;
248     }
249   }
250 };
251 
252 // An interface for accessing/manipulating native mov reg, imm32 instructions.
253 // (used to manipulate inlined 32bit data dll calls, etc.)
254 class NativeMovConstReg: public NativeInstruction {
255 #ifdef AMD64
256   static const bool has_rex = true;
257   static const int rex_size = 1;
258 #else
259   static const bool has_rex = false;
260   static const int rex_size = 0;
261 #endif // AMD64
262  public:
263   enum Intel_specific_constants {
264     instruction_code            = 0xB8,
265     instruction_size            =    1 + rex_size + wordSize,
266     instruction_offset          =    0,
267     data_offset                 =    1 + rex_size,
268     next_instruction_offset     =    instruction_size,
269     register_mask               = 0x07
270   };
271 
272   address instruction_address() const       { return addr_at(instruction_offset); }
273   address next_instruction_address() const  { return addr_at(next_instruction_offset); }
274   intptr_t data() const                     { return ptr_at(data_offset); }
275   void  set_data(intptr_t x)                { set_ptr_at(data_offset, x); }
276 
277   void  verify();
278   void  print();
279 
280   // unit test stuff
281   static void test() {}
282 
283   // Creation
284   inline friend NativeMovConstReg* nativeMovConstReg_at(address address);
285   inline friend NativeMovConstReg* nativeMovConstReg_before(address address);
286 };
287 
288 inline NativeMovConstReg* nativeMovConstReg_at(address address) {
289   NativeMovConstReg* test = (NativeMovConstReg*)(address - NativeMovConstReg::instruction_offset);
290 #ifdef ASSERT
291   test-&gt;verify();
292 #endif
293   return test;
294 }
295 
296 inline NativeMovConstReg* nativeMovConstReg_before(address address) {
297   NativeMovConstReg* test = (NativeMovConstReg*)(address - NativeMovConstReg::instruction_size - NativeMovConstReg::instruction_offset);
298 #ifdef ASSERT
299   test-&gt;verify();
300 #endif
301   return test;
302 }
303 
304 class NativeMovConstRegPatching: public NativeMovConstReg {
305  private:
306     friend NativeMovConstRegPatching* nativeMovConstRegPatching_at(address address) {
307     NativeMovConstRegPatching* test = (NativeMovConstRegPatching*)(address - instruction_offset);
308     #ifdef ASSERT
309       test-&gt;verify();
310     #endif
311     return test;
312   }
313 };
314 
315 // An interface for accessing/manipulating native moves of the form:
316 //      mov[b/w/l/q] [reg + offset], reg   (instruction_code_reg2mem)
317 //      mov[b/w/l/q] reg, [reg+offset]     (instruction_code_mem2reg
318 //      mov[s/z]x[w/b/q] [reg + offset], reg
319 //      fld_s  [reg+offset]
320 //      fld_d  [reg+offset]
321 //      fstp_s [reg + offset]
322 //      fstp_d [reg + offset]
323 //      mov_literal64  scratch,&lt;pointer&gt; ; mov[b/w/l/q] 0(scratch),reg | mov[b/w/l/q] reg,0(scratch)
324 //
325 // Warning: These routines must be able to handle any instruction sequences
326 // that are generated as a result of the load/store byte,word,long
327 // macros.  For example: The load_unsigned_byte instruction generates
328 // an xor reg,reg inst prior to generating the movb instruction.  This
329 // class must skip the xor instruction.
330 
331 class NativeMovRegMem: public NativeInstruction {
332  public:
333   enum Intel_specific_constants {
334     instruction_prefix_wide_lo          = Assembler::REX,
335     instruction_prefix_wide_hi          = Assembler::REX_WRXB,
336     instruction_code_xor                = 0x33,
337     instruction_extended_prefix         = 0x0F,
338     instruction_code_mem2reg_movslq     = 0x63,
339     instruction_code_mem2reg_movzxb     = 0xB6,
340     instruction_code_mem2reg_movsxb     = 0xBE,
341     instruction_code_mem2reg_movzxw     = 0xB7,
342     instruction_code_mem2reg_movsxw     = 0xBF,
343     instruction_operandsize_prefix      = 0x66,
344     instruction_code_reg2mem            = 0x89,
345     instruction_code_mem2reg            = 0x8b,
346     instruction_code_reg2memb           = 0x88,
347     instruction_code_mem2regb           = 0x8a,
348     instruction_code_float_s            = 0xd9,
349     instruction_code_float_d            = 0xdd,
350     instruction_code_long_volatile      = 0xdf,
351     instruction_code_xmm_ss_prefix      = 0xf3,
352     instruction_code_xmm_sd_prefix      = 0xf2,
353     instruction_code_xmm_code           = 0x0f,
354     instruction_code_xmm_load           = 0x10,
355     instruction_code_xmm_store          = 0x11,
356     instruction_code_xmm_lpd            = 0x12,
357 
358     instruction_code_lea                = 0x8d,
359 
360     instruction_VEX_prefix_2bytes       = Assembler::VEX_2bytes,
361     instruction_VEX_prefix_3bytes       = Assembler::VEX_3bytes,
362     instruction_EVEX_prefix_4bytes      = Assembler::EVEX_4bytes,
363 
364     instruction_offset                  = 0,
365     data_offset                         = 2,
366     next_instruction_offset             = 4
367   };
368 
369   // helper
370   int instruction_start() const;
371 
372   address instruction_address() const {
373     return addr_at(instruction_start());
374   }
375 
376   int num_bytes_to_end_of_patch() const {
377     return patch_offset() + sizeof(jint);
378   }
379 
380   int offset() const {
381     return int_at(patch_offset());
382   }
383 
384   void set_offset(int x) {
385     set_int_at(patch_offset(), x);
386   }
387 
388   void add_offset_in_bytes(int add_offset) {
389     int patch_off = patch_offset();
390     set_int_at(patch_off, int_at(patch_off) + add_offset);
391   }
392 
393   void verify();
394   void print ();
395 
396   // unit test stuff
397   static void test() {}
398 
399  private:
400   int patch_offset() const;
401   inline friend NativeMovRegMem* nativeMovRegMem_at (address address);
402 };
403 
404 inline NativeMovRegMem* nativeMovRegMem_at (address address) {
405   NativeMovRegMem* test = (NativeMovRegMem*)(address - NativeMovRegMem::instruction_offset);
406 #ifdef ASSERT
407   test-&gt;verify();
408 #endif
409   return test;
410 }
411 
412 
413 // An interface for accessing/manipulating native leal instruction of form:
414 //        leal reg, [reg + offset]
415 
416 class NativeLoadAddress: public NativeMovRegMem {
417 #ifdef AMD64
418   static const bool has_rex = true;
419   static const int rex_size = 1;
420 #else
421   static const bool has_rex = false;
422   static const int rex_size = 0;
423 #endif // AMD64
424  public:
425   enum Intel_specific_constants {
426     instruction_prefix_wide             = Assembler::REX_W,
427     instruction_prefix_wide_extended    = Assembler::REX_WB,
428     lea_instruction_code                = 0x8D,
429     mov64_instruction_code              = 0xB8
430   };
431 
432   void verify();
433   void print ();
434 
435   // unit test stuff
436   static void test() {}
437 
438  private:
439   friend NativeLoadAddress* nativeLoadAddress_at (address address) {
440     NativeLoadAddress* test = (NativeLoadAddress*)(address - instruction_offset);
441     #ifdef ASSERT
442       test-&gt;verify();
443     #endif
444     return test;
445   }
446 };
447 
448 // destination is rbx or rax
449 // mov rbx, [rip + offset]
450 class NativeLoadGot: public NativeInstruction {
451 #ifdef AMD64
452   static const bool has_rex = true;
453   static const int rex_size = 1;
454 #else
455   static const bool has_rex = false;
456   static const int rex_size = 0;
457 #endif
458 
459   enum Intel_specific_constants {
460     rex_prefix = 0x48,
461     rex_b_prefix = 0x49,
462     instruction_code = 0x8b,
463     modrm_rbx_code = 0x1d,
464     modrm_rax_code = 0x05,
465     instruction_length = 6 + rex_size,
466     offset_offset = 2 + rex_size
467   };
468 
469   int rip_offset() const { return int_at(offset_offset); }
470   address return_address() const { return addr_at(instruction_length); }
471   address got_address() const { return return_address() + rip_offset(); }
472 
473 #ifdef ASSERT
474   void report_and_fail() const;
475   address instruction_address() const { return addr_at(0); }
476 #endif
477 
478 public:
479   address next_instruction_address() const { return return_address(); }
480   intptr_t data() const;
481   void set_data(intptr_t data) {
482     intptr_t *addr = (intptr_t *) got_address();
483     *addr = data;
484   }
485 
486   DEBUG_ONLY( void verify() const );
487 };
488 
489 inline NativeLoadGot* nativeLoadGot_at(address addr) {
490   NativeLoadGot* load = (NativeLoadGot*) addr;
491 #ifdef ASSERT
492   load-&gt;verify();
493 #endif
494   return load;
495 }
496 
497 // jump rel32off
498 
499 class NativeJump: public NativeInstruction {
500  public:
501   enum Intel_specific_constants {
502     instruction_code            = 0xe9,
503     instruction_size            =    5,
504     instruction_offset          =    0,
505     data_offset                 =    1,
506     next_instruction_offset     =    5
507   };
508 
509   address instruction_address() const       { return addr_at(instruction_offset); }
510   address next_instruction_address() const  { return addr_at(next_instruction_offset); }
511   address jump_destination() const          {
512      address dest = (int_at(data_offset)+next_instruction_address());
513      // 32bit used to encode unresolved jmp as jmp -1
514      // 64bit can&#39;t produce this so it used jump to self.
515      // Now 32bit and 64bit use jump to self as the unresolved address
516      // which the inline cache code (and relocs) know about
517 
518      // return -1 if jump to self
519     dest = (dest == (address) this) ? (address) -1 : dest;
520     return dest;
521   }
522 
523   void  set_jump_destination(address dest)  {
524     intptr_t val = dest - next_instruction_address();
525     if (dest == (address) -1) {
526       val = -5; // jump to self
527     }
528 #ifdef AMD64
529     assert((labs(val)  &amp; 0xFFFFFFFF00000000) == 0 || dest == (address)-1, &quot;must be 32bit offset or -1&quot;);
530 #endif // AMD64
531     set_int_at(data_offset, (jint)val);
532   }
533 
534   // Creation
535   inline friend NativeJump* nativeJump_at(address address);
536 
537   void verify();
538 
539   // Unit testing stuff
540   static void test() {}
541 
542   // Insertion of native jump instruction
543   static void insert(address code_pos, address entry);
544   // MT-safe insertion of native jump at verified method entry
545   static void check_verified_entry_alignment(address entry, address verified_entry);
546   static void patch_verified_entry(address entry, address verified_entry, address dest);
547 };
548 
549 inline NativeJump* nativeJump_at(address address) {
550   NativeJump* jump = (NativeJump*)(address - NativeJump::instruction_offset);
551 #ifdef ASSERT
552   jump-&gt;verify();
553 #endif
554   return jump;
555 }
556 
557 // far jump reg
558 class NativeFarJump: public NativeInstruction {
559  public:
560   address jump_destination() const;
561 
562   // Creation
563   inline friend NativeFarJump* nativeFarJump_at(address address);
564 
565   void verify();
566 
567   // Unit testing stuff
568   static void test() {}
569 
570 };
571 
572 inline NativeFarJump* nativeFarJump_at(address address) {
573   NativeFarJump* jump = (NativeFarJump*)(address);
574 #ifdef ASSERT
575   jump-&gt;verify();
576 #endif
577   return jump;
578 }
579 
580 // Handles all kinds of jump on Intel. Long/far, conditional/unconditional
581 class NativeGeneralJump: public NativeInstruction {
582  public:
583   enum Intel_specific_constants {
584     // Constants does not apply, since the lengths and offsets depends on the actual jump
585     // used
586     // Instruction codes:
587     //   Unconditional jumps: 0xE9    (rel32off), 0xEB (rel8off)
588     //   Conditional jumps:   0x0F8x  (rel32off), 0x7x (rel8off)
589     unconditional_long_jump  = 0xe9,
590     unconditional_short_jump = 0xeb,
591     instruction_size = 5
592   };
593 
594   address instruction_address() const       { return addr_at(0); }
595   address jump_destination()    const;
596 
597   // Creation
598   inline friend NativeGeneralJump* nativeGeneralJump_at(address address);
599 
600   // Insertion of native general jump instruction
601   static void insert_unconditional(address code_pos, address entry);
602   static void replace_mt_safe(address instr_addr, address code_buffer);
603 
604   void verify();
605 };
606 
607 inline NativeGeneralJump* nativeGeneralJump_at(address address) {
608   NativeGeneralJump* jump = (NativeGeneralJump*)(address);
609   debug_only(jump-&gt;verify();)
610   return jump;
611 }
612 
613 class NativeGotJump: public NativeInstruction {
614   enum Intel_specific_constants {
615     rex_prefix = 0x41,
616     instruction_code = 0xff,
617     modrm_code = 0x25,
618     instruction_size = 6,
619     rip_offset = 2
620   };
621 
622   bool has_rex() const { return ubyte_at(0) == rex_prefix; }
623   int rex_size() const { return has_rex() ? 1 : 0; }
624 
625   address return_address() const { return addr_at(instruction_size + rex_size()); }
626   int got_offset() const { return (jint) int_at(rip_offset + rex_size()); }
627 
628 #ifdef ASSERT
629   void report_and_fail() const;
630   address instruction_address() const { return addr_at(0); }
631 #endif
632 
633 public:
634   address got_address() const { return return_address() + got_offset(); }
635   address next_instruction_address() const { return return_address(); }
636   bool is_GotJump() const { return ubyte_at(rex_size()) == instruction_code; }
637 
638   address destination() const;
639   void set_jump_destination(address dest)  {
640     address *got_entry = (address *) got_address();
641     *got_entry = dest;
642   }
643 
644   DEBUG_ONLY( void verify() const; )
645 };
646 
647 inline NativeGotJump* nativeGotJump_at(address addr) {
648   NativeGotJump* jump = (NativeGotJump*)(addr);
649   debug_only(jump-&gt;verify());
650   return jump;
651 }
652 
653 class NativePopReg : public NativeInstruction {
654  public:
655   enum Intel_specific_constants {
656     instruction_code            = 0x58,
657     instruction_size            =    1,
658     instruction_offset          =    0,
659     data_offset                 =    1,
660     next_instruction_offset     =    1
661   };
662 
663   // Insert a pop instruction
664   static void insert(address code_pos, Register reg);
665 };
666 
667 
668 class NativeIllegalInstruction: public NativeInstruction {
669  public:
670   enum Intel_specific_constants {
671     instruction_code            = 0x0B0F,    // Real byte order is: 0x0F, 0x0B
672     instruction_size            =    2,
673     instruction_offset          =    0,
674     next_instruction_offset     =    2
675   };
676 
677   // Insert illegal opcode as specific address
678   static void insert(address code_pos);
679 };
680 
681 // return instruction that does not pop values of the stack
682 class NativeReturn: public NativeInstruction {
683  public:
684   enum Intel_specific_constants {
685     instruction_code            = 0xC3,
686     instruction_size            =    1,
687     instruction_offset          =    0,
688     next_instruction_offset     =    1
689   };
690 };
691 
692 // return instruction that does pop values of the stack
693 class NativeReturnX: public NativeInstruction {
694  public:
695   enum Intel_specific_constants {
696     instruction_code            = 0xC2,
697     instruction_size            =    2,
698     instruction_offset          =    0,
699     next_instruction_offset     =    2
700   };
701 };
702 
703 // Simple test vs memory
704 class NativeTstRegMem: public NativeInstruction {
705  public:
706   enum Intel_specific_constants {
707     instruction_rex_prefix_mask = 0xF0,
708     instruction_rex_prefix      = Assembler::REX,
709     instruction_rex_b_prefix    = Assembler::REX_B,
710     instruction_code_memXregl   = 0x85,
711     modrm_mask                  = 0x38, // select reg from the ModRM byte
712     modrm_reg                   = 0x00  // rax
713   };
714 };
715 
716 inline bool NativeInstruction::is_illegal()      { return (short)int_at(0) == (short)NativeIllegalInstruction::instruction_code; }
717 inline bool NativeInstruction::is_call()         { return ubyte_at(0) == NativeCall::instruction_code; }
718 inline bool NativeInstruction::is_call_reg()     { return ubyte_at(0) == NativeCallReg::instruction_code ||
719                                                           (ubyte_at(1) == NativeCallReg::instruction_code &amp;&amp;
720                                                            (ubyte_at(0) == Assembler::REX || ubyte_at(0) == Assembler::REX_B)); }
721 inline bool NativeInstruction::is_return()       { return ubyte_at(0) == NativeReturn::instruction_code ||
722                                                           ubyte_at(0) == NativeReturnX::instruction_code; }
723 inline bool NativeInstruction::is_jump()         { return ubyte_at(0) == NativeJump::instruction_code ||
724                                                           ubyte_at(0) == 0xEB; /* short jump */ }
725 inline bool NativeInstruction::is_jump_reg()     {
726   int pos = 0;
727   if (ubyte_at(0) == Assembler::REX_B) pos = 1;
728   return ubyte_at(pos) == 0xFF &amp;&amp; (ubyte_at(pos + 1) &amp; 0xF0) == 0xE0;
729 }
730 inline bool NativeInstruction::is_far_jump()     { return is_mov_literal64(); }
731 inline bool NativeInstruction::is_cond_jump()    { return (int_at(0) &amp; 0xF0FF) == 0x800F /* long jump */ ||
732                                                           (ubyte_at(0) &amp; 0xF0) == 0x70;  /* short jump */ }
733 inline bool NativeInstruction::is_safepoint_poll() {
<a name="2" id="anc2"></a><span class="line-removed">734   if (SafepointMechanism::uses_thread_local_poll()) {</span>
735 #ifdef AMD64
<a name="3" id="anc3"></a><span class="line-modified">736     const bool has_rex_prefix = ubyte_at(0) == NativeTstRegMem::instruction_rex_b_prefix;</span>
<span class="line-modified">737     const int test_offset = has_rex_prefix ? 1 : 0;</span>
738 #else
<a name="4" id="anc4"></a><span class="line-modified">739     const int test_offset = 0;</span>
740 #endif
<a name="5" id="anc5"></a><span class="line-modified">741     const bool is_test_opcode = ubyte_at(test_offset) == NativeTstRegMem::instruction_code_memXregl;</span>
<span class="line-modified">742     const bool is_rax_target = (ubyte_at(test_offset + 1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg;</span>
<span class="line-modified">743     return is_test_opcode &amp;&amp; is_rax_target;</span>
<span class="line-removed">744   }</span>
<span class="line-removed">745 #ifdef AMD64</span>
<span class="line-removed">746   // Try decoding a near safepoint first:</span>
<span class="line-removed">747   if (ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="line-removed">748       ubyte_at(1) == 0x05) { // 00 rax 101</span>
<span class="line-removed">749     address fault = addr_at(6) + int_at(2);</span>
<span class="line-removed">750     NOT_JVMCI(assert(!Assembler::is_polling_page_far(), &quot;unexpected poll encoding&quot;);)</span>
<span class="line-removed">751     return os::is_poll_address(fault);</span>
<span class="line-removed">752   }</span>
<span class="line-removed">753   // Now try decoding a far safepoint:</span>
<span class="line-removed">754   // two cases, depending on the choice of the base register in the address.</span>
<span class="line-removed">755   if (((ubyte_at(0) &amp; NativeTstRegMem::instruction_rex_prefix_mask) == NativeTstRegMem::instruction_rex_prefix &amp;&amp;</span>
<span class="line-removed">756        ubyte_at(1) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="line-removed">757        (ubyte_at(2) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg) ||</span>
<span class="line-removed">758       (ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="line-removed">759        (ubyte_at(1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg)) {</span>
<span class="line-removed">760     NOT_JVMCI(assert(Assembler::is_polling_page_far(), &quot;unexpected poll encoding&quot;);)</span>
<span class="line-removed">761     return true;</span>
<span class="line-removed">762   }</span>
<span class="line-removed">763   return false;</span>
<span class="line-removed">764 #else</span>
<span class="line-removed">765   return ( ubyte_at(0) == NativeMovRegMem::instruction_code_mem2reg ||</span>
<span class="line-removed">766            ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl ) &amp;&amp;</span>
<span class="line-removed">767            (ubyte_at(1)&amp;0xC7) == 0x05 &amp;&amp; /* Mod R/M == disp32 */</span>
<span class="line-removed">768            (os::is_poll_address((address)int_at(2)));</span>
<span class="line-removed">769 #endif // AMD64</span>
770 }
771 
772 inline bool NativeInstruction::is_mov_literal64() {
773 #ifdef AMD64
774   return ((ubyte_at(0) == Assembler::REX_W || ubyte_at(0) == Assembler::REX_WB) &amp;&amp;
775           (ubyte_at(1) &amp; (0xff ^ NativeMovConstReg::register_mask)) == 0xB8);
776 #else
777   return false;
778 #endif // AMD64
779 }
780 
781 #endif // CPU_X86_NATIVEINST_X86_HPP
<a name="6" id="anc6"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="6" type="hidden" />
</body>
</html>