// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out


PUBLIC int func1 ()
{    
    and_gate a,b,c;
    b = a; /* stall constructaton */

     while (true) {
          bit_var a((typeof(a))pcdos_bits,0,1);
          /* opt */ bit_var b((typeof(b))pcdos_bits,1,1);
       
          /* function inversion */
          
        } /* exit */

    return (0);
}



/* ------------------------------------------ */






endmodule
