#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  2 17:21:24 2021
# Process ID: 13081
# Current directory: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj
# Command line: vivado -mode batch -source u96_prj_gen.tcl
# Log file: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/vivado.log
# Journal file: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/vivado.jou
#-----------------------------------------------------------
source u96_prj_gen.tcl
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "u96_demo"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "u96_prj_gen.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/u96_demo"]"
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xczu3eg-sbva484-1-e
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "em.avnet.com:ultra96v2:part0:1.0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.accelerator_binary_content" -value "bitstream" -objects $obj
# set_property -name "dsa.accelerator_binary_format" -value "xclbin2" -objects $obj
# set_property -name "dsa.board_id" -value "ultra96v2" -objects $obj
# set_property -name "dsa.description" -value "Vivado generated DSA" -objects $obj
# set_property -name "dsa.dr_bd_base_address" -value "0" -objects $obj
# set_property -name "dsa.emu_dir" -value "emu" -objects $obj
# set_property -name "dsa.flash_interface_type" -value "bpix16" -objects $obj
# set_property -name "dsa.flash_offset_address" -value "0" -objects $obj
# set_property -name "dsa.flash_size" -value "1024" -objects $obj
# set_property -name "dsa.host_architecture" -value "x86_64" -objects $obj
# set_property -name "dsa.host_interface" -value "pcie" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
# set_property -name "dsa.platform_state" -value "pre_synth" -objects $obj
# set_property -name "dsa.vendor" -value "xilinx" -objects $obj
# set_property -name "dsa.version" -value "0.0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "2" -objects $obj
# set_property -name "webtalk.ies_export_sim" -value "3" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "3" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "3" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "3" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "3" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "3" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize "$origin_dir/../hls_prj"]" $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/hls_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/my_design.v"]\
#  [file normalize "${origin_dir}/design_1_wrapper.v"]\
# ]
# set imported_files [import_files -fileset sources_1 $files]
# set obj [get_filesets sources_1]
# set_property -name "top" -value "design_1_wrapper" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property -name "top" -value "design_1_wrapper" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# if { [get_files my_design.v] == "" } {
#   import_files -quiet -fileset sources_1 /home/ylxiao/ws_183/estream_fccm2021/estream4fccm2021/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/imports/vivado_prj/my_design.v
# }
# proc cr_bd_design_1 { parentCell } {
# # The design that will be created by this Tcl proc contains the following 
# # module references:
# # my_design
# 
# 
# 
#   # CHANGE DESIGN NAME HERE
#   set design_name design_1
# 
#   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#   create_bd_design $design_name
# 
#   set bCheckIPsPassed 1
#   ##################################################################
#   # CHECK IPs
#   ##################################################################
#   set bCheckIPs 1
#   if { $bCheckIPs == 1 } {
#      set list_check_ips "\ 
#   xilinx.com:ip:smartconnect:1.0\
#   xilinx.com:ip:axis_data_fifo:2.0\
#   xilinx.com:hls:circ_buff_read_many128:1.0\
#   xilinx.com:hls:circ_buff_write_many128:1.0\
#   xilinx.com:ip:mutex:2.1\
#   xilinx.com:ip:proc_sys_reset:5.0\
#   xilinx.com:ip:zynq_ultra_ps_e:3.2\
#   "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
#   }
# 
#   ##################################################################
#   # CHECK Modules
#   ##################################################################
#   set bCheckModules 1
#   if { $bCheckModules == 1 } {
#      set list_check_mods "\ 
#   my_design\
#   "
# 
#    set list_mods_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
# 
#   if { $bCheckIPsPassed != 1 } {
#     common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#     return 3
#   }
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
# 
#   # Create instance: axi_smc, and set properties
#   set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {2} \
#  ] $axi_smc
# 
#   # Create instance: axis_data_fifo_0, and set properties
#   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
# 
#   # Create instance: axis_data_fifo_1, and set properties
#   set axis_data_fifo_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_1 ]
# 
#   # Create instance: axis_data_fifo_2, and set properties
#   set axis_data_fifo_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_2 ]
# 
#   # Create instance: axis_data_fifo_3, and set properties
#   set axis_data_fifo_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_3 ]
# 
#   # Create instance: circ_buff_read_many1, and set properties
#   set circ_buff_read_many1 [ create_bd_cell -type ip -vlnv xilinx.com:hls:circ_buff_read_many128:1.0 circ_buff_read_many1 ]
#   set_property -dict [ list \
#    CONFIG.C_M_AXI_GMEM_READ_CACHE_VALUE {"1111"} \
#  ] $circ_buff_read_many1
# 
#   # Create instance: circ_buff_write_many, and set properties
#   set circ_buff_write_many [ create_bd_cell -type ip -vlnv xilinx.com:hls:circ_buff_write_many128:1.0 circ_buff_write_many ]
#   set_property -dict [ list \
#    CONFIG.C_M_AXI_GMEM_OUT_CACHE_VALUE {"1111"} \
#  ] $circ_buff_write_many
# 
#   # Create instance: mutex_0, and set properties
#   set mutex_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mutex:2.1 mutex_0 ]
#   set_property -dict [ list \
#    CONFIG.C_NUM_AXI {4} \
#    CONFIG.C_S0_AXI_ACLK_FREQ_MHZ {300} \
#    CONFIG.C_S1_AXI_ACLK_FREQ_MHZ {300} \
#    CONFIG.C_S2_AXI_ACLK_FREQ_MHZ {300} \
#    CONFIG.C_S3_AXI_ACLK_FREQ_MHZ {300} \
#  ] $mutex_0
# 
#   # Create instance: my_design_0, and set properties
#   set block_name my_design
#   set block_cell_name my_design_0
#   if { [catch {set my_design_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $my_design_0 eq "" } {
#      catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: ps8_0_axi_periph, and set properties
#   set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {6} \
#    CONFIG.NUM_SI {2} \
#  ] $ps8_0_axi_periph
# 
#   # Create instance: rst_ps8_0_300M, and set properties
#   set rst_ps8_0_300M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_300M ]
# 
#   # Create instance: zynq_ultra_ps_e_0, and set properties
#   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
#   set_property -dict [ list \
#    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_DDR_RAM_HIGHADDR {0x7FFFFFFF} \
#    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x00000002} \
#    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
#    CONFIG.PSU_MIO_0_DIRECTION {out} \
#    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_10_DIRECTION {inout} \
#    CONFIG.PSU_MIO_11_DIRECTION {inout} \
#    CONFIG.PSU_MIO_12_DIRECTION {inout} \
#    CONFIG.PSU_MIO_13_DIRECTION {inout} \
#    CONFIG.PSU_MIO_13_DRIVE_STRENGTH {4} \
#    CONFIG.PSU_MIO_14_DIRECTION {inout} \
#    CONFIG.PSU_MIO_14_DRIVE_STRENGTH {4} \
#    CONFIG.PSU_MIO_15_DIRECTION {inout} \
#    CONFIG.PSU_MIO_15_DRIVE_STRENGTH {4} \
#    CONFIG.PSU_MIO_16_DIRECTION {inout} \
#    CONFIG.PSU_MIO_16_DRIVE_STRENGTH {4} \
#    CONFIG.PSU_MIO_17_DIRECTION {inout} \
#    CONFIG.PSU_MIO_18_DIRECTION {inout} \
#    CONFIG.PSU_MIO_19_DIRECTION {inout} \
#    CONFIG.PSU_MIO_1_DIRECTION {in} \
#    CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_1_SLEW {slow} \
#    CONFIG.PSU_MIO_20_DIRECTION {inout} \
#    CONFIG.PSU_MIO_21_DIRECTION {inout} \
#    CONFIG.PSU_MIO_21_DRIVE_STRENGTH {4} \
#    CONFIG.PSU_MIO_22_DIRECTION {out} \
#    CONFIG.PSU_MIO_22_DRIVE_STRENGTH {4} \
#    CONFIG.PSU_MIO_22_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_23_DIRECTION {inout} \
#    CONFIG.PSU_MIO_24_DIRECTION {in} \
#    CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_24_SLEW {slow} \
#    CONFIG.PSU_MIO_25_DIRECTION {inout} \
#    CONFIG.PSU_MIO_26_DIRECTION {in} \
#    CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_26_SLEW {slow} \
#    CONFIG.PSU_MIO_27_DIRECTION {out} \
#    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_28_DIRECTION {in} \
#    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_28_SLEW {slow} \
#    CONFIG.PSU_MIO_29_DIRECTION {out} \
#    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_2_DIRECTION {inout} \
#    CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_2_SLEW {slow} \
#    CONFIG.PSU_MIO_30_DIRECTION {in} \
#    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_30_SLEW {slow} \
#    CONFIG.PSU_MIO_31_DIRECTION {inout} \
#    CONFIG.PSU_MIO_32_DIRECTION {out} \
#    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_33_DIRECTION {out} \
#    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_34_DIRECTION {out} \
#    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_35_DIRECTION {inout} \
#    CONFIG.PSU_MIO_36_DIRECTION {inout} \
#    CONFIG.PSU_MIO_37_DIRECTION {inout} \
#    CONFIG.PSU_MIO_38_DIRECTION {inout} \
#    CONFIG.PSU_MIO_39_DIRECTION {inout} \
#    CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_39_SLEW {slow} \
#    CONFIG.PSU_MIO_3_DIRECTION {inout} \
#    CONFIG.PSU_MIO_3_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_40_DIRECTION {inout} \
#    CONFIG.PSU_MIO_41_DIRECTION {inout} \
#    CONFIG.PSU_MIO_42_DIRECTION {inout} \
#    CONFIG.PSU_MIO_43_DIRECTION {inout} \
#    CONFIG.PSU_MIO_44_DIRECTION {inout} \
#    CONFIG.PSU_MIO_45_DIRECTION {inout} \
#    CONFIG.PSU_MIO_46_DIRECTION {inout} \
#    CONFIG.PSU_MIO_47_DIRECTION {inout} \
#    CONFIG.PSU_MIO_48_DIRECTION {inout} \
#    CONFIG.PSU_MIO_49_DIRECTION {inout} \
#    CONFIG.PSU_MIO_4_DIRECTION {inout} \
#    CONFIG.PSU_MIO_50_DIRECTION {inout} \
#    CONFIG.PSU_MIO_51_DIRECTION {out} \
#    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_52_DIRECTION {in} \
#    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_52_SLEW {slow} \
#    CONFIG.PSU_MIO_53_DIRECTION {in} \
#    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_53_SLEW {slow} \
#    CONFIG.PSU_MIO_54_DIRECTION {inout} \
#    CONFIG.PSU_MIO_55_DIRECTION {in} \
#    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_55_SLEW {slow} \
#    CONFIG.PSU_MIO_56_DIRECTION {inout} \
#    CONFIG.PSU_MIO_57_DIRECTION {inout} \
#    CONFIG.PSU_MIO_58_DIRECTION {out} \
#    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_59_DIRECTION {inout} \
#    CONFIG.PSU_MIO_5_DIRECTION {inout} \
#    CONFIG.PSU_MIO_60_DIRECTION {inout} \
#    CONFIG.PSU_MIO_61_DIRECTION {inout} \
#    CONFIG.PSU_MIO_62_DIRECTION {inout} \
#    CONFIG.PSU_MIO_63_DIRECTION {inout} \
#    CONFIG.PSU_MIO_64_DIRECTION {in} \
#    CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_64_SLEW {slow} \
#    CONFIG.PSU_MIO_65_DIRECTION {in} \
#    CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_65_SLEW {slow} \
#    CONFIG.PSU_MIO_66_DIRECTION {inout} \
#    CONFIG.PSU_MIO_67_DIRECTION {in} \
#    CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_67_SLEW {slow} \
#    CONFIG.PSU_MIO_68_DIRECTION {inout} \
#    CONFIG.PSU_MIO_69_DIRECTION {inout} \
#    CONFIG.PSU_MIO_6_DIRECTION {inout} \
#    CONFIG.PSU_MIO_70_DIRECTION {out} \
#    CONFIG.PSU_MIO_70_INPUT_TYPE {schmitt} \
#    CONFIG.PSU_MIO_71_DIRECTION {inout} \
#    CONFIG.PSU_MIO_72_DIRECTION {inout} \
#    CONFIG.PSU_MIO_73_DIRECTION {inout} \
#    CONFIG.PSU_MIO_74_DIRECTION {inout} \
#    CONFIG.PSU_MIO_75_DIRECTION {inout} \
#    CONFIG.PSU_MIO_76_DIRECTION {inout} \
#    CONFIG.PSU_MIO_77_DIRECTION {inout} \
#    CONFIG.PSU_MIO_7_DIRECTION {inout} \
#    CONFIG.PSU_MIO_8_DIRECTION {inout} \
#    CONFIG.PSU_MIO_9_DIRECTION {inout} \
#    CONFIG.PSU_MIO_TREE_PERIPHERALS {UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO} \
#    CONFIG.PSU_MIO_TREE_SIGNALS {txd#rxd#gpio0[2]#gpio0[3]#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]} \
#    CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {4} \
#    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {4} \
#    CONFIG.PSU__ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
#    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1200.000000} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {250.000000} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {250.000000} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {262.500000} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {533} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {600.000000} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {63} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {25.000000} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {20} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {1} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.315790} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {19} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {300.000000} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {1} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {600.000000} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {500.000000} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {525.000000} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {300} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {1} \
#    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {500.000000} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {50.000000} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {500.000000} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {400} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {250.000000} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1500.000000} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {250.000000} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {500.000000} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.500000} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {300.000000} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {300} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {24.999975} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {299.999700} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {374.999625} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {90} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {25} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {1} \
#    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {187.500000} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.500000} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {187.500000} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {187.500000} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20.000000} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
#    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
#    CONFIG.PSU__DDRC__ADDR_MIRROR {1} \
#    CONFIG.PSU__DDRC__AL {0} \
#    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {3} \
#    CONFIG.PSU__DDRC__BG_ADDR_COUNT {NA} \
#    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
#    CONFIG.PSU__DDRC__BUS_WIDTH {32 Bit} \
#    CONFIG.PSU__DDRC__CL {NA} \
#    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
#    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
#    CONFIG.PSU__DDRC__COMPONENTS {Components} \
#    CONFIG.PSU__DDRC__CWL {NA} \
#    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {NA} \
#    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {NA} \
#    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {NA} \
#    CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {NA} \
#    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {NA} \
#    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
#    CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits} \
#    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
#    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
#    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
#    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
#    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
#    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
#    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
#    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
#    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
#    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
#    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
#    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
#    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
#    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
#    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
#    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
#    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
#    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
#    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
#    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
#    CONFIG.PSU__DDRC__DRAM_WIDTH {32 Bits} \
#    CONFIG.PSU__DDRC__ECC {Disabled} \
#    CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
#    CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {1} \
#    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
#    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
#    CONFIG.PSU__DDRC__FGRM {NA} \
#    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {Normal (0-85)} \
#    CONFIG.PSU__DDRC__LP_ASR {NA} \
#    CONFIG.PSU__DDRC__MEMORY_TYPE {LPDDR 4} \
#    CONFIG.PSU__DDRC__PARITY_ENABLE {NA} \
#    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
#    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
#    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
#    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
#    CONFIG.PSU__DDRC__SB_TARGET {NA} \
#    CONFIG.PSU__DDRC__SELF_REF_ABORT {NA} \
#    CONFIG.PSU__DDRC__SPEED_BIN {LPDDR4_1066} \
#    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
#    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
#    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
#    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PSU__DDRC__T_FAW {40.0} \
#    CONFIG.PSU__DDRC__T_RAS_MIN {42} \
#    CONFIG.PSU__DDRC__T_RC {63} \
#    CONFIG.PSU__DDRC__T_RCD {10} \
#    CONFIG.PSU__DDRC__T_RP {12} \
#    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
#    CONFIG.PSU__DDRC__VREF {0} \
#    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {0} \
#    CONFIG.PSU__DDR_QOS_ENABLE {1} \
#    CONFIG.PSU__DDR_QOS_HP0_RDQOS {7} \
#    CONFIG.PSU__DDR_QOS_HP0_WRQOS {15} \
#    CONFIG.PSU__DDR_QOS_HP1_RDQOS {3} \
#    CONFIG.PSU__DDR_QOS_HP1_WRQOS {3} \
#    CONFIG.PSU__DDR_QOS_HP2_RDQOS {3} \
#    CONFIG.PSU__DDR_QOS_HP2_WRQOS {3} \
#    CONFIG.PSU__DDR_QOS_HP3_RDQOS {3} \
#    CONFIG.PSU__DDR_QOS_HP3_WRQOS {3} \
#    CONFIG.PSU__DDR_QOS_PORT0_TYPE {Low Latency} \
#    CONFIG.PSU__DDR_QOS_PORT1_VN1_TYPE {Low Latency} \
#    CONFIG.PSU__DDR_QOS_PORT1_VN2_TYPE {Best Effort} \
#    CONFIG.PSU__DDR_QOS_PORT2_VN1_TYPE {Low Latency} \
#    CONFIG.PSU__DDR_QOS_PORT2_VN2_TYPE {Best Effort} \
#    CONFIG.PSU__DDR_QOS_PORT3_TYPE {Video Traffic} \
#    CONFIG.PSU__DDR_QOS_PORT4_TYPE {Best Effort} \
#    CONFIG.PSU__DDR_QOS_PORT5_TYPE {Best Effort} \
#    CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {0} \
#    CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {16} \
#    CONFIG.PSU__DDR_QOS_WR_THRSHLD {16} \
#    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {266.500} \
#    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
#    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
#    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
#    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
#    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__DLL__ISUSED {1} \
#    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
#    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
#    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
#    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
#    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
#    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {0} \
#    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
#    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
#    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {100.000000} \
#    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#    CONFIG.PSU__FPGA_PL1_ENABLE {0} \
#    CONFIG.PSU__FPGA_PL2_ENABLE {0} \
#    CONFIG.PSU__FPGA_PL3_ENABLE {0} \
#    CONFIG.PSU__GEM3_COHERENCY {0} \
#    CONFIG.PSU__GEM__TSU__ENABLE {0} \
#    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
#    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
#    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \
#    CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__GT__LINK_SPEED {HBR} \
#    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
#    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
#    CONFIG.PSU__HIGH_ADDRESS__ENABLE {0} \
#    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 4 .. 5} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
#    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
#    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
#    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
#    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
#    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
#    CONFIG.PSU__PL_CLK1_BUF {FALSE} \
#    CONFIG.PSU__PL_CLK2_BUF {FALSE} \
#    CONFIG.PSU__PL_CLK3_BUF {FALSE} \
#    CONFIG.PSU__PMU_COHERENCY {0} \
#    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
#    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
#    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI0__ENABLE {1} \
#    CONFIG.PSU__PMU__GPI0__IO {MIO 26} \
#    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
#    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
#    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
#    CONFIG.PSU__PMU__GPO2__POLARITY {high} \
#    CONFIG.PSU__PMU__GPO3__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO4__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO5__ENABLE {0} \
#    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
#    CONFIG.PSU__PRESET_APPLIED {1} \
#    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;1|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
#    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
#    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333333} \
#    CONFIG.PSU__QSPI_COHERENCY {0} \
#    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
#    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
#    CONFIG.PSU__SATA__LANE1__ENABLE {0} \
#    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__SD0_COHERENCY {0} \
#    CONFIG.PSU__SD0__DATA_TRANSFER_MODE {4Bit} \
#    CONFIG.PSU__SD0__GRP_CD__ENABLE {1} \
#    CONFIG.PSU__SD0__GRP_CD__IO {MIO 24} \
#    CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
#    CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
#    CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 16 21 22} \
#    CONFIG.PSU__SD0__RESET__ENABLE {0} \
#    CONFIG.PSU__SD0__SLOT_TYPE {SD 2.0} \
#    CONFIG.PSU__SD1_COHERENCY {0} \
#    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} \
#    CONFIG.PSU__SD1__GRP_CD__ENABLE {0} \
#    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
#    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
#    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} \
#    CONFIG.PSU__SD1__RESET__ENABLE {0} \
#    CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} \
#    CONFIG.PSU__SPI0__GRP_SS0__ENABLE {1} \
#    CONFIG.PSU__SPI0__GRP_SS0__IO {MIO 41} \
#    CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
#    CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
#    CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SPI0__PERIPHERAL__IO {MIO 38 .. 43} \
#    CONFIG.PSU__SPI1__GRP_SS0__ENABLE {1} \
#    CONFIG.PSU__SPI1__GRP_SS0__IO {MIO 9} \
#    CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
#    CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
#    CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SPI1__PERIPHERAL__IO {MIO 6 .. 11} \
#    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
#    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
#    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
#    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
#    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
#    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__UART0__BAUD_RATE {<Select>} \
#    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
#    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__UART0__PERIPHERAL__IO {<Select>} \
#    CONFIG.PSU__UART1__BAUD_RATE {115200} \
#    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
#    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 0 .. 1} \
#    CONFIG.PSU__USB0_COHERENCY {0} \
#    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
#    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
#    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk0} \
#    CONFIG.PSU__USB0__RESET__ENABLE {0} \
#    CONFIG.PSU__USB1_COHERENCY {0} \
#    CONFIG.PSU__USB1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB1__PERIPHERAL__IO {MIO 64 .. 75} \
#    CONFIG.PSU__USB1__REF_CLK_FREQ {26} \
#    CONFIG.PSU__USB1__REF_CLK_SEL {Ref Clk0} \
#    CONFIG.PSU__USB1__RESET__ENABLE {0} \
#    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
#    CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB3_1__PERIPHERAL__IO {GT Lane3} \
#    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
#    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
#    CONFIG.PSU__USE__IRQ0 {1} \
#    CONFIG.PSU__USE__M_AXI_GP0 {1} \
#    CONFIG.PSU__USE__M_AXI_GP1 {1} \
#    CONFIG.PSU__USE__M_AXI_GP2 {0} \
#    CONFIG.PSU__USE__S_AXI_ACP {1} \
#    CONFIG.SUBPRESET1 {Custom} \
#  ] $zynq_ultra_ps_e_0
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_ACP_FPD]
#   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins circ_buff_write_many/fifo_in_0_V]
#   connect_bd_intf_net -intf_net axis_data_fifo_1_M_AXIS [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins circ_buff_write_many/fifo_in_1_V]
#   connect_bd_intf_net -intf_net axis_data_fifo_2_M_AXIS [get_bd_intf_pins axis_data_fifo_2/M_AXIS] [get_bd_intf_pins circ_buff_write_many/fifo_in_2_V]
#   connect_bd_intf_net -intf_net axis_data_fifo_3_M_AXIS [get_bd_intf_pins axis_data_fifo_3/M_AXIS] [get_bd_intf_pins my_design_0/s_axis]
#   connect_bd_intf_net -intf_net circ_buff_read_many1_0_fifo_out_0_V [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins circ_buff_read_many1/fifo_out_0_V]
#   connect_bd_intf_net -intf_net circ_buff_read_many1_0_fifo_out_1_V [get_bd_intf_pins axis_data_fifo_1/S_AXIS] [get_bd_intf_pins circ_buff_read_many1/fifo_out_1_V]
#   connect_bd_intf_net -intf_net circ_buff_read_many1_0_fifo_out_2_V [get_bd_intf_pins axis_data_fifo_2/S_AXIS] [get_bd_intf_pins circ_buff_read_many1/fifo_out_2_V]
#   connect_bd_intf_net -intf_net circ_buff_read_many1_0_fifo_out_3_V [get_bd_intf_pins axis_data_fifo_3/S_AXIS] [get_bd_intf_pins circ_buff_read_many1/fifo_out_3_V]
#   connect_bd_intf_net -intf_net circ_buff_read_many1_0_m_axi_gmem_read [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins circ_buff_read_many1/m_axi_gmem_read]
#   connect_bd_intf_net -intf_net circ_buff_write_many_0_m_axi_gmem_out [get_bd_intf_pins axi_smc/S01_AXI] [get_bd_intf_pins circ_buff_write_many/m_axi_gmem_out]
#   connect_bd_intf_net -intf_net my_design_0_m_axis [get_bd_intf_pins circ_buff_write_many/fifo_in_3_V] [get_bd_intf_pins my_design_0/m_axis]
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins mutex_0/S0_AXI] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins mutex_0/S1_AXI] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins mutex_0/S2_AXI] [get_bd_intf_pins ps8_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins mutex_0/S3_AXI] [get_bd_intf_pins ps8_0_axi_periph/M03_AXI]
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins circ_buff_read_many1/s_axi_control] [get_bd_intf_pins ps8_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins circ_buff_write_many/s_axi_control] [get_bd_intf_pins ps8_0_axi_periph/M05_AXI]
#   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
#   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM1_FPD [get_bd_intf_pins ps8_0_axi_periph/S01_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
#   set_property -dict [list CONFIG.FREQ_HZ {300000000}] [get_bd_intf_pins my_design_0/s_axis]
#   set_property -dict [list CONFIG.FREQ_HZ {300000000}] [get_bd_intf_pins my_design_0/m_axis]
# 
#   # Create port connections
#   connect_bd_net -net rst_ps8_0_300M_peripheral_aresetn [get_bd_pins axi_smc/aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins axis_data_fifo_2/s_axis_aresetn] [get_bd_pins axis_data_fifo_3/s_axis_aresetn] [get_bd_pins circ_buff_read_many1/ap_rst_n] [get_bd_pins circ_buff_write_many/ap_rst_n] [get_bd_pins mutex_0/S0_AXI_ARESETN] [get_bd_pins mutex_0/S1_AXI_ARESETN] [get_bd_pins mutex_0/S2_AXI_ARESETN] [get_bd_pins mutex_0/S3_AXI_ARESETN] [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/M02_ARESETN] [get_bd_pins ps8_0_axi_periph/M03_ARESETN] [get_bd_pins ps8_0_axi_periph/M04_ARESETN] [get_bd_pins ps8_0_axi_periph/M05_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins ps8_0_axi_periph/S01_ARESETN] [get_bd_pins rst_ps8_0_300M/peripheral_aresetn]
#   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_smc/aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins axis_data_fifo_2/s_axis_aclk] [get_bd_pins axis_data_fifo_3/s_axis_aclk] [get_bd_pins circ_buff_read_many1/ap_clk] [get_bd_pins circ_buff_write_many/ap_clk] [get_bd_pins mutex_0/S0_AXI_ACLK] [get_bd_pins mutex_0/S1_AXI_ACLK] [get_bd_pins mutex_0/S2_AXI_ACLK] [get_bd_pins mutex_0/S3_AXI_ACLK] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/M02_ACLK] [get_bd_pins ps8_0_axi_periph/M03_ACLK] [get_bd_pins ps8_0_axi_periph/M04_ACLK] [get_bd_pins ps8_0_axi_periph/M05_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins ps8_0_axi_periph/S01_ACLK] [get_bd_pins rst_ps8_0_300M/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/saxiacp_fpd_aclk]
#   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_ps8_0_300M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# 
#   # Create address segments
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces circ_buff_read_many1/Data_m_axi_gmem_read] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW] SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces circ_buff_write_many/Data_m_axi_gmem_out] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW] SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW
#   create_bd_addr_seg -range 0x00010000 -offset 0xA0010000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs circ_buff_read_many1/s_axi_control/Reg] SEG_circ_buff_read_many1_0_Reg
#   create_bd_addr_seg -range 0x00010000 -offset 0xA0020000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs circ_buff_write_many/s_axi_control/Reg] SEG_circ_buff_write_many_0_Reg
#   create_bd_addr_seg -range 0x00001000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs mutex_0/S0_AXI/Reg] SEG_mutex_0_Reg
#   create_bd_addr_seg -range 0x00001000 -offset 0xA0001000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs mutex_0/S1_AXI/S1_AXI_Reg] SEG_mutex_0_S1_AXI_Reg
#   create_bd_addr_seg -range 0x00001000 -offset 0xA0002000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs mutex_0/S2_AXI/S2_AXI_Reg] SEG_mutex_0_S2_AXI_Reg
#   create_bd_addr_seg -range 0x00001000 -offset 0xA0003000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs mutex_0/S3_AXI/S3_AXI_Reg] SEG_mutex_0_S3_AXI_Reg
# 
#   # Exclude Address Segments
#   create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces circ_buff_read_many1/Data_m_axi_gmem_read] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM] SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM
#   exclude_bd_addr_seg [get_bd_addr_segs circ_buff_read_many1/Data_m_axi_gmem_read/SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM]
# 
#   create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces circ_buff_write_many/Data_m_axi_gmem_out] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM] SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM
#   exclude_bd_addr_seg [get_bd_addr_segs circ_buff_write_many/Data_m_axi_gmem_out/SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM]
# 
# 
#   # Perform GUI Layout
#   regenerate_bd_layout -layout_string {
#    "ExpandedHierarchyInLayout":"",
#    "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
# #  -string -flagsOSRD
# preplace inst axis_data_fifo_1 -pg 1 -lvl 4 -y 200 -defaultsOSRD
# preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -y 620 -defaultsOSRD
# preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -y 250 -defaultsOSRD
# preplace inst axis_data_fifo_2 -pg 1 -lvl 4 -y 340 -defaultsOSRD
# preplace inst axis_data_fifo_3 -pg 1 -lvl 4 -y 480 -defaultsOSRD
# preplace inst rst_ps8_0_300M -pg 1 -lvl 1 -y 830 -defaultsOSRD
# preplace inst circ_buff_write_many -pg 1 -lvl 5 -y 190 -defaultsOSRD
# preplace inst axi_smc -pg 1 -lvl 6 -y 630 -defaultsOSRD
# preplace inst my_design_0 -pg 1 -lvl 5 -y 380 -defaultsOSRD
# preplace inst circ_buff_read_many1 -pg 1 -lvl 3 -y 220 -defaultsOSRD
# preplace inst mutex_0 -pg 1 -lvl 3 -y 480 -defaultsOSRD
# preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -y 60 -defaultsOSRD
# preplace netloc my_design_0_m_axis 1 4 2 1870 70 2250
# preplace netloc ps8_0_axi_periph_M05_AXI 1 2 3 720 -30 N -30 1860
# preplace netloc ps8_0_axi_periph_M04_AXI 1 2 1 730
# preplace netloc circ_buff_read_many1_0_fifo_out_1_V 1 3 1 1570
# preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 -300 490 350 -10 750 10 1540 -50 1850 50 2280
# preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 700
# preplace netloc axi_smc_M00_AXI 1 0 7 -280 510 NJ 510 680J 650 NJ 650 NJ 650 2290 540 2580
# preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 360
# preplace netloc ps8_0_axi_periph_M03_AXI 1 2 1 680
# preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 740
# preplace netloc circ_buff_read_many1_0_fifo_out_0_V 1 3 1 1550
# preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 690
# preplace netloc circ_buff_read_many1_0_fifo_out_3_V 1 3 1 1530
# preplace netloc circ_buff_read_many1_0_m_axi_gmem_read 1 3 3 1530J -40 N -40 2300
# preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 -290 500 340
# preplace netloc axis_data_fifo_1_M_AXIS 1 4 1 1830
# preplace netloc axis_data_fifo_0_M_AXIS 1 4 1 1810
# preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 380
# preplace netloc axis_data_fifo_3_M_AXIS 1 4 1 1840
# preplace netloc axis_data_fifo_2_M_AXIS 1 4 1 1840
# preplace netloc circ_buff_write_many_0_m_axi_gmem_out 1 5 1 2270
# preplace netloc circ_buff_read_many1_0_fifo_out_2_V 1 3 1 1550
# preplace netloc rst_ps8_0_300M_peripheral_aresetn 1 1 5 370 0 710 20 1560 -20 1820 60 2260
# levelinfo -pg 1 -320 30 530 1340 1690 2060 2440 2600 -top -70 -bot 1430
# "
# }
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
#   close_bd_design $design_name 
# }
# cr_bd_design_1 ""
INFO: [BD_TCL-3] Currently there is no design <design_1> in project, so creating one...
Wrote  : </home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
  xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:hls:circ_buff_read_many128:1.0 xilinx.com:hls:circ_buff_write_many128:1.0 xilinx.com:ip:mutex:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
INFO: [BD_TCL-6] Checking if the following modules exist in the project's sources:  
  my_design  .
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.070 ; gain = 851.676 ; free physical = 15851 ; free virtual = 24136
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/hls_prj'.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Excluding </zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM> from </circ_buff_read_many1/Data_m_axi_gmem_read>
Excluding </zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM> from </circ_buff_write_many/Data_m_axi_gmem_out>
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S0_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S1_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 41-721] Attempt to set value '300000000' on disabled parameter 'C_S2_AXI_ACLK_FREQ_HZ' of cell '/mutex_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S2_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 41-721] Attempt to set value '300000000' on disabled parameter 'C_S3_AXI_ACLK_FREQ_HZ' of cell '/mutex_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S3_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 17-144] The ACP interface on Zynq only supports 16 and 64 bit INCR commands. For any other commands, a SLVERR will be generated. If the master generates any other kind of transaction, you may require an additional adapter before connecting your master to the Zynq UltraScale+ IP. For more details refer to Answer Record 66643
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S0_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S1_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 41-721] Attempt to set value '300000000' on disabled parameter 'C_S2_AXI_ACLK_FREQ_HZ' of cell '/mutex_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S2_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 41-721] Attempt to set value '300000000' on disabled parameter 'C_S3_AXI_ACLK_FREQ_HZ' of cell '/mutex_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S3_AXI_ACLK_FREQ_MHZ(300) on '/mutex_0' with propagated value(300.0). Command ignored
WARNING: [BD 17-144] The ACP interface on Zynq only supports 16 and 64 bit INCR commands. For any other commands, a SLVERR will be generated. If the master generates any other kind of transaction, you may require an additional adapter before connecting your master to the Zynq UltraScale+ IP. For more details refer to Answer Record 66643
CRITICAL WARNING: [BD 41-1629] </zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM> is excluded from all addressable master spaces.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_ACP_FPD(2) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_ACP_FPD(2) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-926] Following properties on interface pin /my_design_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2297.047 ; gain = 0.004 ; free physical = 15646 ; free virtual = 23927
Wrote  : </home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
# set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xczu3eg-sbva484-1-e -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "synth_1_synth_report_utilization_0" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "needs_refresh" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xczu3eg-sbva484-1-e -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2018" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_init_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_opt_report_drc_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_opt_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_power_opt_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_place_report_io_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_place_report_utilization_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_place_report_control_sets_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_place_report_incremental_reuse_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_place_report_incremental_reuse_1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_place_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_post_place_power_opt_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "impl_1_phys_opt_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_drc_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_methodology_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_power_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_route_status_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_incremental_reuse_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_clock_utilization_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_route_report_bus_skew_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_post_route_phys_opt_report_timing_summary_0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "impl_1_post_route_phys_opt_report_bus_skew_0" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "needs_refresh" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:u96_demo
# set obj [get_dashboards default_dashboard]
# if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "drc_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
# if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "methodology_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
# if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "power_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
# if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "timing_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
# if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_1" ] ]
# set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_2" ] ]
# set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# current_dashboard default_dashboard 
# launch_runs synth_1 -jobs 8
Excluding </zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM> from </circ_buff_read_many1/Data_m_axi_gmem_read>
Excluding </zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM> from </circ_buff_write_many/Data_m_axi_gmem_out>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1629] </zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM> is excluded from all addressable master spaces.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'circ_buff_read_many1_0_m_axi_gmem_read_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'circ_buff_read_many1_0_m_axi_gmem_read_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to net 'circ_buff_write_many_0_m_axi_gmem_out_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_awlock'(1) to net 'circ_buff_write_many_0_m_axi_gmem_out_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'circ_buff_read_many1_0_m_axi_gmem_read_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'circ_buff_read_many1_0_m_axi_gmem_read_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to net 'circ_buff_write_many_0_m_axi_gmem_out_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_awlock'(1) to net 'circ_buff_write_many_0_m_axi_gmem_out_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circ_buff_read_many1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circ_buff_write_many .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mutex_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_300M .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Apr  2 17:22:37 2021] Launched design_1_axis_data_fifo_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_1_synth_1, design_1_rst_ps8_0_300M_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_axis_data_fifo_1_0_synth_1, design_1_axis_data_fifo_2_0_synth_1, design_1_axis_data_fifo_3_0_synth_1, design_1_circ_buff_read_many1_0_synth_1, design_1_circ_buff_write_many_0_synth_1, design_1_mutex_0_0_synth_1, design_1_my_design_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_ds_0_synth_1...
Run output will be captured here:
design_1_axis_data_fifo_0_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_axis_data_fifo_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_ds_1_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_rst_ps8_0_300M_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_rst_ps8_0_300M_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_axis_data_fifo_1_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_axis_data_fifo_1_0_synth_1/runme.log
design_1_axis_data_fifo_2_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_axis_data_fifo_2_0_synth_1/runme.log
design_1_axis_data_fifo_3_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_axis_data_fifo_3_0_synth_1/runme.log
design_1_circ_buff_read_many1_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_circ_buff_read_many1_0_synth_1/runme.log
design_1_circ_buff_write_many_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_circ_buff_write_many_0_synth_1/runme.log
design_1_mutex_0_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_mutex_0_0_synth_1/runme.log
design_1_my_design_0_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_my_design_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_ds_0_synth_1: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/design_1_auto_ds_0_synth_1/runme.log
[Fri Apr  2 17:22:37 2021] Launched synth_1...
Run output will be captured here: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2724.812 ; gain = 427.766 ; free physical = 15398 ; free virtual = 23793
# wait_on_run synth_1
[Fri Apr  2 17:22:37 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/hls_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20929 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.461 ; gain = 0.000 ; free physical = 15011 ; free virtual = 23587
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/imports/vivado_prj/design_1_wrapper.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (1#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (2#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_1_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_1_0' (3#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_2_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_2_0' (4#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_3_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_3_0' (5#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_axis_data_fifo_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_circ_buff_read_many1_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_read_many1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_circ_buff_read_many1_0' (6#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_read_many1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'circ_buff_read_many1' of module 'design_1_circ_buff_read_many1_0' requires 67 connections, but only 64 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:460]
INFO: [Synth 8-6157] synthesizing module 'design_1_circ_buff_write_many_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_write_many_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_circ_buff_write_many_0' (7#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_write_many_0_stub.v:6]
WARNING: [Synth 8-350] instance 'circ_buff_write_many' of module 'design_1_circ_buff_write_many_0' requires 67 connections, but only 64 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:525]
INFO: [Synth 8-6157] synthesizing module 'design_1_mutex_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_mutex_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mutex_0_0' (8#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_mutex_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_my_design_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_my_design_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_my_design_0_0' (9#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_my_design_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:997]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2281]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (10#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2281]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2413]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (11#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2413]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2545]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (12#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2545]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (13#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2677]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2809]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (14#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2809]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2941]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (15#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2941]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3073]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (16#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (17#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (18#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3073]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3483]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (19#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (20#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (21#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3483]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (22#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2240]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (23#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:997]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_300M_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_rst_ps8_0_300M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_300M_0' (24#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_rst_ps8_0_300M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_300M' of module 'design_1_rst_ps8_0_300M_0' requires 10 connections, but only 6 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:869]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (25#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-20843-ylxiao-OptiPlex-7050/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 124 connections, but only 118 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:876]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (26#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (27#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/imports/vivado_prj/design_1_wrapper.v:11]
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.812 ; gain = 9.352 ; free physical = 15021 ; free virtual = 23595
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.812 ; gain = 9.352 ; free physical = 15023 ; free virtual = 23597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.812 ; gain = 9.352 ; free physical = 15023 ; free virtual = 23597
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_1'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_1'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_2'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_2'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_3'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_3'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_read_many1_0/design_1_circ_buff_read_many1_0/design_1_circ_buff_read_many1_0_in_context.xdc] for cell 'design_1_i/circ_buff_read_many1'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_read_many1_0/design_1_circ_buff_read_many1_0/design_1_circ_buff_read_many1_0_in_context.xdc] for cell 'design_1_i/circ_buff_read_many1'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_write_many_0/design_1_circ_buff_write_many_0/design_1_circ_buff_write_many_0_in_context.xdc] for cell 'design_1_i/circ_buff_write_many'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_write_many_0/design_1_circ_buff_write_many_0/design_1_circ_buff_write_many_0_in_context.xdc] for cell 'design_1_i/circ_buff_write_many'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_mutex_0_0/design_1_mutex_0_0/design_1_mutex_0_0_in_context.xdc] for cell 'design_1_i/mutex_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_mutex_0_0/design_1_mutex_0_0/design_1_mutex_0_0_in_context.xdc] for cell 'design_1_i/mutex_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_my_design_0_0/design_1_my_design_0_0/design_1_my_design_0_0_in_context.xdc] for cell 'design_1_i/my_design_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_my_design_0_0/design_1_my_design_0_0/design_1_my_design_0_0_in_context.xdc] for cell 'design_1_i/my_design_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_300M'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_300M'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.398 ; gain = 0.000 ; free physical = 14395 ; free virtual = 22965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.398 ; gain = 0.000 ; free physical = 14395 ; free virtual = 22965
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2452.398 ; gain = 0.000 ; free physical = 14395 ; free virtual = 22965
WARNING: [Timing 38-316] Clock period '4.000' specified during out-of-context synthesis of instance 'design_1_i/circ_buff_read_many1' at clock pin 'ap_clk' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '4.000' specified during out-of-context synthesis of instance 'design_1_i/circ_buff_write_many' at clock pin 'ap_clk' is different from the actual clock period '3.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.398 ; gain = 890.938 ; free physical = 14414 ; free virtual = 23031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.398 ; gain = 890.938 ; free physical = 14414 ; free virtual = 23031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/circ_buff_read_many1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/circ_buff_write_many. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mutex_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/my_design_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_300M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.398 ; gain = 890.938 ; free physical = 14414 ; free virtual = 23031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.398 ; gain = 890.938 ; free physical = 14412 ; free virtual = 23032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2452.398 ; gain = 890.938 ; free physical = 14409 ; free virtual = 23023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 2673.234 ; gain = 1111.773 ; free physical = 13738 ; free virtual = 22399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 2673.234 ; gain = 1111.773 ; free physical = 13736 ; free virtual = 22398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13749 ; free virtual = 22393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13747 ; free virtual = 22393
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13747 ; free virtual = 22393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13745 ; free virtual = 22391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13744 ; free virtual = 22390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13744 ; free virtual = 22390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13743 ; free virtual = 22389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_ds_0              |         1|
|3     |design_1_auto_pc_0              |         1|
|4     |design_1_auto_ds_1              |         1|
|5     |design_1_auto_pc_1              |         1|
|6     |design_1_axi_smc_0              |         1|
|7     |design_1_axis_data_fifo_0_0     |         1|
|8     |design_1_axis_data_fifo_1_0     |         1|
|9     |design_1_axis_data_fifo_2_0     |         1|
|10    |design_1_axis_data_fifo_3_0     |         1|
|11    |design_1_circ_buff_read_many1_0 |         1|
|12    |design_1_circ_buff_write_many_0 |         1|
|13    |design_1_mutex_0_0              |         1|
|14    |design_1_my_design_0_0          |         1|
|15    |design_1_rst_ps8_0_300M_0       |         1|
|16    |design_1_zynq_ultra_ps_e_0_0    |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds_0              |     1|
|2     |design_1_auto_ds_1              |     1|
|3     |design_1_auto_pc_0              |     1|
|4     |design_1_auto_pc_1              |     1|
|5     |design_1_axi_smc_0              |     1|
|6     |design_1_axis_data_fifo_0_0     |     1|
|7     |design_1_axis_data_fifo_1_0     |     1|
|8     |design_1_axis_data_fifo_2_0     |     1|
|9     |design_1_axis_data_fifo_3_0     |     1|
|10    |design_1_circ_buff_read_many1_0 |     1|
|11    |design_1_circ_buff_write_many_0 |     1|
|12    |design_1_mutex_0_0              |     1|
|13    |design_1_my_design_0_0          |     1|
|14    |design_1_rst_ps8_0_300M_0       |     1|
|15    |design_1_xbar_0                 |     1|
|16    |design_1_zynq_ultra_ps_e_0_0    |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  4671|
|2     |  design_1_i         |design_1                    |  4671|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |  1882|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
|5     |      s01_couplers   |s01_couplers_imp_KGUFR9     |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.539 ; gain = 1124.078 ; free physical = 13743 ; free virtual = 22389
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2685.539 ; gain = 242.492 ; free physical = 13782 ; free virtual = 22428
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 2685.547 ; gain = 1124.078 ; free physical = 13782 ; free virtual = 22428
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.172 ; gain = 0.000 ; free physical = 13735 ; free virtual = 22368
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2719.172 ; gain = 1157.711 ; free physical = 13771 ; free virtual = 22413
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.172 ; gain = 0.000 ; free physical = 13771 ; free virtual = 22413
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 17:28:09 2021...
[Fri Apr  2 17:28:09 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:18:31 ; elapsed = 00:05:32 . Memory (MB): peak = 2724.812 ; gain = 0.000 ; free physical = 15334 ; free virtual = 23956
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  2 17:28:12 2021] Launched impl_1...
Run output will be captured here: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Apr  2 17:28:12 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/hls_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.dcp' for cell 'design_1_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0.dcp' for cell 'design_1_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0.dcp' for cell 'design_1_i/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_read_many1_0/design_1_circ_buff_read_many1_0.dcp' for cell 'design_1_i/circ_buff_read_many1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_write_many_0/design_1_circ_buff_write_many_0.dcp' for cell 'design_1_i/circ_buff_write_many'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_mutex_0_0/design_1_mutex_0_0.dcp' for cell 'design_1_i/mutex_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_my_design_0_0/design_1_my_design_0_0.dcp' for cell 'design_1_i/my_design_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0.dcp' for cell 'design_1_i/rst_ps8_0_300M'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_300M/U0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_300M/U0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0.xdc] for cell 'design_1_i/rst_ps8_0_300M/U0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0.xdc] for cell 'design_1_i/rst_ps8_0_300M/U0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.258 ; gain = 122.031 ; free physical = 14086 ; free virtual = 22712
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14137 ; free virtual = 22727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 171 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2768.355 ; gain = 1185.215 ; free physical = 14137 ; free virtual = 22727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14153 ; free virtual = 22725

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 09e09d4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14061 ; free virtual = 22684

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 36 inverter(s) to 3169 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 181fc6ebe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 13982 ; free virtual = 22643
INFO: [Opt 31-389] Phase Retarget created 222 cells and removed 597 cells
INFO: [Opt 31-1021] In phase Retarget, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: fd23b91c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 13992 ; free virtual = 22645
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 586 cells
INFO: [Opt 31-1021] In phase Constant propagation, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b445d1eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14028 ; free virtual = 22640
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1350 cells
INFO: [Opt 31-1021] In phase Sweep, 232 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b445d1eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14030 ; free virtual = 22639
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15bf91695

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14025 ; free virtual = 22635
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15bf91695

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14034 ; free virtual = 22643
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             222  |             597  |                                             92  |
|  Constant propagation         |              42  |             586  |                                             90  |
|  Sweep                        |               0  |            1350  |                                            232  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14034 ; free virtual = 22643
Ending Logic Optimization Task | Checksum: 15bf91695

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.355 ; gain = 0.000 ; free physical = 14035 ; free virtual = 22645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.260 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 3 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 11cd0cff2

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13060 ; free virtual = 21650
Ending Power Optimization Task | Checksum: 11cd0cff2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 4444.156 ; gain = 1675.801 ; free physical = 13081 ; free virtual = 21672

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11cd0cff2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13081 ; free virtual = 21672

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13081 ; free virtual = 21672
Ending Netlist Obfuscation Task | Checksum: e9e90333

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13081 ; free virtual = 21672
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 4444.156 ; gain = 1675.801 ; free physical = 13081 ; free virtual = 21672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13081 ; free virtual = 21672
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13070 ; free virtual = 21677
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13057 ; free virtual = 21682
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13082 ; free virtual = 21674
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3c2e5584

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13082 ; free virtual = 21674
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13082 ; free virtual = 21674

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc147d4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 13077 ; free virtual = 21652

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 120253ddc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12988 ; free virtual = 21600

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 120253ddc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12988 ; free virtual = 21600
Phase 1 Placer Initialization | Checksum: 120253ddc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12988 ; free virtual = 21599

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11a0901c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12990 ; free virtual = 21567

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/rst_ps8_0_300M/U0/peripheral_aresetn[0]. Replicated 19 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12916 ; free virtual = 21516
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/circ_buff_read_many1/inst/bound_reg_1060_reg. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12916 ; free virtual = 21516
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12916 ; free virtual = 21516

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           19  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                  |           16  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           35  |              0  |                     2  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 125d44bd0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12894 ; free virtual = 21513
Phase 2 Global Placement | Checksum: 208246fe4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12908 ; free virtual = 21526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 208246fe4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12908 ; free virtual = 21526

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e54cd596

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12933 ; free virtual = 21524

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 162d9b9b9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12933 ; free virtual = 21524

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: eab03f67

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12933 ; free virtual = 21523

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1cafda0bc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12934 ; free virtual = 21525

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 15ec860f3

Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12913 ; free virtual = 21511

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: efa38388

Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12912 ; free virtual = 21510

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1c231712a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12888 ; free virtual = 21508

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 182a71deb

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12902 ; free virtual = 21501

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1160566f1

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12890 ; free virtual = 21497

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 23efc6f70

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12894 ; free virtual = 21501

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 1e951808e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12912 ; free virtual = 21501
Phase 3 Detail Placement | Checksum: 1e951808e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12921 ; free virtual = 21509

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d3bccf64

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d3bccf64

Time (s): cpu = 00:01:54 ; elapsed = 00:00:46 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12883 ; free virtual = 21519
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.452. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17ddc4e40

Time (s): cpu = 00:02:06 ; elapsed = 00:00:58 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12951 ; free virtual = 21532
Phase 4.1 Post Commit Optimization | Checksum: 17ddc4e40

Time (s): cpu = 00:02:06 ; elapsed = 00:00:58 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12951 ; free virtual = 21532

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17ddc4e40

Time (s): cpu = 00:02:06 ; elapsed = 00:00:58 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12953 ; free virtual = 21534
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12941 ; free virtual = 21527

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d0908a9b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12941 ; free virtual = 21527

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12941 ; free virtual = 21527
Phase 4.4 Final Placement Cleanup | Checksum: 178300ef9

Time (s): cpu = 00:02:09 ; elapsed = 00:01:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12941 ; free virtual = 21527
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 178300ef9

Time (s): cpu = 00:02:09 ; elapsed = 00:01:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12941 ; free virtual = 21527
Ending Placer Task | Checksum: d59b8c51

Time (s): cpu = 00:02:09 ; elapsed = 00:01:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12982 ; free virtual = 21560
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:03 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12982 ; free virtual = 21560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12982 ; free virtual = 21560
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12971 ; free virtual = 21559
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12945 ; free virtual = 21555
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12947 ; free virtual = 21556
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12936 ; free virtual = 21546
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12968 ; free virtual = 21559
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2415660b ConstDB: 0 ShapeSum: 5ed1e9eb RouteDB: 52b43c5b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ad2be7d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12834 ; free virtual = 21414
Post Restoration Checksum: NetGraph: 89360c8b NumContArr: a2ee392 Constraints: 3370e74f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c6d5d76c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12803 ; free virtual = 21383

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c6d5d76c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12763 ; free virtual = 21344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c6d5d76c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12763 ; free virtual = 21344

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 19033391b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12745 ; free virtual = 21325

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 27c8401e7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12740 ; free virtual = 21329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.544  | TNS=0.000  | WHS=-0.071 | THS=-27.246|

Phase 2 Router Initialization | Checksum: 1cba60008

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12723 ; free virtual = 21317

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 275fd5499

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12715 ; free virtual = 21314

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5088
 Number of Nodes with overlaps = 634
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=-0.014 | THS=-0.031 |

Phase 4.1 Global Iteration 0 | Checksum: 1fa7d5e4f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:45 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12689 ; free virtual = 21317

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10efc13aa

Time (s): cpu = 00:01:44 ; elapsed = 00:00:47 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12706 ; free virtual = 21318
Phase 4 Rip-up And Reroute | Checksum: 10efc13aa

Time (s): cpu = 00:01:44 ; elapsed = 00:00:47 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12706 ; free virtual = 21317

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18afe5cac

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12732 ; free virtual = 21323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.376  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 18afe5cac

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12732 ; free virtual = 21323

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18afe5cac

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12732 ; free virtual = 21323
Phase 5 Delay and Skew Optimization | Checksum: 18afe5cac

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12732 ; free virtual = 21323

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14a335ec3

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12723 ; free virtual = 21322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.376  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e7096662

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12723 ; free virtual = 21322
Phase 6 Post Hold Fix | Checksum: e7096662

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12723 ; free virtual = 21322

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.37671 %
  Global Horizontal Routing Utilization  = 4.47441 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 157293b08

Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12731 ; free virtual = 21322

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 157293b08

Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12730 ; free virtual = 21321

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 157293b08

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12743 ; free virtual = 21324

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.376  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 157293b08

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12745 ; free virtual = 21326
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12797 ; free virtual = 21378

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12797 ; free virtual = 21378
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12797 ; free virtual = 21378
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12784 ; free virtual = 21375
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12748 ; free virtual = 21369
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12767 ; free virtual = 21370
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12591 ; free virtual = 21215
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/circ_buff_read_many1/inst/bound_reg_1060_reg input design_1_i/circ_buff_read_many1/inst/bound_reg_1060_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/circ_buff_read_many1/inst/bound_reg_1060_reg multiplier stage design_1_i/circ_buff_read_many1/inst/bound_reg_1060_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/circ_buff_read_many1/inst/bound_reg_1060_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4444.156 ; gain = 0.000 ; free physical = 12611 ; free virtual = 21267
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 17:32:46 2021...
[Fri Apr  2 17:32:46 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:07:18 ; elapsed = 00:04:34 . Memory (MB): peak = 2733.031 ; gain = 0.000 ; free physical = 15284 ; free virtual = 23939
# file mkdir ./u96_demo/u96_demo.sdk
# file copy -force ./u96_demo/u96_demo.runs/impl_1/design_1_wrapper.sysdef ./u96_demo/u96_demo.sdk/design_1_wrapper.hdf 
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 17:32:46 2021...
