DMA_CTRL_ACK,VAR_0
DMA_DEV_TO_MEM,VAR_1
DMA_MEM_TO_DEV,VAR_2
DMA_PREP_INTERRUPT,VAR_3
dev_dbg,FUNC_0
dev_err,FUNC_1
dma_async_issue_pending,FUNC_2
dmaengine_prep_slave_single,FUNC_3
dmaengine_submit,FUNC_4
usbhs_pipe_enable,FUNC_5
usbhs_pipe_is_dir_in,FUNC_6
usbhs_pipe_number,FUNC_7
usbhs_pipe_running,FUNC_8
usbhs_pipe_set_trans_count_if_bulk,FUNC_9
usbhs_pipe_to_fifo,FUNC_10
usbhs_pipe_to_priv,FUNC_11
usbhs_priv_to_dev,FUNC_12
usbhsf_dma_chan_get,FUNC_13
usbhsf_dma_complete,VAR_4
usbhsf_dma_start,FUNC_14
usbhsf_dma_xfer_preparing,FUNC_15
pkt,VAR_5
pipe,VAR_6
fifo,VAR_7
priv,VAR_8
desc,VAR_9
chan,VAR_10
dev,VAR_11
dir,VAR_12
