# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Projeto Final/Unidade_de_controle/Unidade_de_controle.srcs/sources_1/imports/IR/InstructionRegister.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/bloco_controle.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/MemoryI/memI.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/ProgramCounter/PC/pc.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/somador.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/teste_bloco_de_controle/top_level_controle.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/unidade_de_controle.vhd" \
"../../../../processador_6_instrucoes.srcs/sources_1/new/unidadeControl+memI_tb.vhd" \

# Do not sort compile order
nosort
