

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:10:43 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_11 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      111|  1.110e+03|         -|      112|     -|        no|  4 (~0%)|  488 (19%)|  15761 (2%)|  38434 (14%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_37_1    |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1708 (~0%)|    -|
    |  o VITIS_LOOP_37_1                 |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_57_5    |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1711 (~0%)|    -|
    |  o VITIS_LOOP_57_5                 |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_173_27  |     -|  1.65|       10|    100.000|         -|       10|     -|        no|        -|    4 (~0%)|    75 (~0%)|    282 (~0%)|    -|
    |  o VITIS_LOOP_173_27               |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_130_19  |     -|  0.25|        5|     50.000|         -|        5|     -|        no|        -|    44 (1%)|   494 (~0%)|   2333 (~0%)|    -|
    |  o VITIS_LOOP_130_19               |     -|  7.30|        3|     30.000|         2|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_151_23  |     -|  0.42|        5|     50.000|         -|        5|     -|        no|        -|    44 (1%)|   475 (~0%)|   2379 (~0%)|    -|
    |  o VITIS_LOOP_151_23               |     -|  7.30|        3|     30.000|         2|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 488 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln90     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264        | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265        | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264        | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265        | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266        | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267        | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268        | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U269        | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U270        | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U271        | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266        | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U272        | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267        | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268        | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U273        | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U269        | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U274        | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U275        | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U276        | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U277        | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U270        | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U278        | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U279        | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U271        | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U280        | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U272        | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U281        | 4   |        | mul_ln90_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U282        | 4   |        | mul_ln90_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U283        | 4   |        | mul_ln90_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U273        | 4   |        | mul_ln90_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U284        | 4   |        | mul_ln90_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U285        | 4   |        | mul_ln90_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U286        | 4   |        | mul_ln90_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U274        | 4   |        | mul_ln90_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U275        | 4   |        | mul_ln90_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U287        | 4   |        | mul_ln90_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U288        | 4   |        | mul_ln90_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U276        | 4   |        | mul_ln90_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U289        | 4   |        | mul_ln90_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290        | 4   |        | mul_ln90_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291        | 4   |        | mul_ln90_56  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292        | 4   |        | mul_ln90_57  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U277        | 4   |        | mul_ln90_58  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293        | 4   |        | mul_ln90_59  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U278        | 4   |        | mul_ln90_60  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U279        | 4   |        | mul_ln90_61  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294        | 4   |        | mul_ln90_62  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295        | 4   |        | mul_ln90_63  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296        | 4   |        | mul_ln90_64  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297        | 4   |        | mul_ln90_65  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298        | 4   |        | mul_ln90_66  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299        | 4   |        | mul_ln90_67  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U280        | 4   |        | mul_ln90_68  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300        | 4   |        | mul_ln90_69  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301        | 4   |        | mul_ln90_70  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302        | 4   |        | mul_ln90_71  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303        | 4   |        | mul_ln90_72  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln90_73  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U281        | 4   |        | mul_ln90_74  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln90_75  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln90_76  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln90_77  | mul | auto   | 0       |
|   add_ln113_5_fu_1570_p2           | -   |        | add_ln113_5  | add | fabric | 0       |
|   add_ln113_13_fu_1267_p2          | -   |        | add_ln113_13 | add | fabric | 0       |
|   add_ln113_14_fu_1614_p2          | -   |        | add_ln113_14 | add | fabric | 0       |
|   add_ln113_16_fu_1624_p2          | -   |        | add_ln113_16 | add | fabric | 0       |
|   add_ln113_19_fu_1638_p2          | -   |        | add_ln113_19 | add | fabric | 0       |
|   add_ln113_25_fu_1273_p2          | -   |        | add_ln113_25 | add | fabric | 0       |
|   add_ln113_26_fu_1279_p2          | -   |        | add_ln113_26 | add | fabric | 0       |
|   add_ln113_27_fu_1285_p2          | -   |        | add_ln113_27 | add | fabric | 0       |
|   add_ln113_29_fu_1291_p2          | -   |        | add_ln113_29 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U337        | 4   |        | mul_ln113    | mul | auto   | 0       |
|   add_ln113_32_fu_1696_p2          | -   |        | add_ln113_32 | add | fabric | 0       |
|   add_ln113_39_fu_1297_p2          | -   |        | add_ln113_39 | add | fabric | 0       |
|   add_ln113_42_fu_1303_p2          | -   |        | add_ln113_42 | add | fabric | 0       |
|   add_ln113_43_fu_1748_p2          | -   |        | add_ln113_43 | add | fabric | 0       |
|   add_ln113_46_fu_1761_p2          | -   |        | add_ln113_46 | add | fabric | 0       |
|   add_ln113_51_fu_1791_p2          | -   |        | add_ln113_51 | add | fabric | 0       |
|   add_ln113_54_fu_1309_p2          | -   |        | add_ln113_54 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U338        | 4   |        | mul_ln113_1  | mul | auto   | 0       |
|   add_ln113_57_fu_1315_p2          | -   |        | add_ln113_57 | add | fabric | 0       |
|   add_ln113_60_fu_1826_p2          | -   |        | add_ln113_60 | add | fabric | 0       |
|   add_ln113_64_fu_1321_p2          | -   |        | add_ln113_64 | add | fabric | 0       |
|   add_ln113_68_fu_1327_p2          | -   |        | add_ln113_68 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U339        | 4   |        | mul_ln113_2  | mul | auto   | 0       |
|   add_ln113_71_fu_1333_p2          | -   |        | add_ln113_71 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U282        | 4   |        | mul_ln90_78  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U283        | 4   |        | mul_ln90_79  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln90_80  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln90_81  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln90_82  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U284        | 4   |        | mul_ln90_83  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U285        | 4   |        | mul_ln90_84  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U286        | 4   |        | mul_ln90_85  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U287        | 4   |        | mul_ln90_86  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U288        | 4   |        | mul_ln90_87  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U289        | 4   |        | mul_ln90_88  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290        | 4   |        | mul_ln90_89  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291        | 4   |        | mul_ln90_90  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292        | 4   |        | mul_ln90_91  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293        | 4   |        | mul_ln90_92  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294        | 4   |        | mul_ln90_93  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295        | 4   |        | mul_ln90_94  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296        | 4   |        | mul_ln90_95  | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U340        | 4   |        | mul_ln90_96  | mul | auto   | 0       |
|   add_ln113_79_fu_1936_p2          | -   |        | add_ln113_79 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U297        | 4   |        | mul_ln90_97  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298        | 4   |        | mul_ln90_98  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln90_99  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln90_100 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299        | 4   |        | mul_ln90_101 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300        | 4   |        | mul_ln90_102 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln90_103 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln90_104 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln90_105 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301        | 4   |        | mul_ln90_106 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302        | 4   |        | mul_ln90_107 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303        | 4   |        | mul_ln90_108 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln90_109 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln90_110 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln90_111 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln90_112 | mul | auto   | 0       |
|   grp_fu_936_p2                    | -   |        | add_ln90_1   | add | fabric | 0       |
|   add_ln90_4_fu_1062_p2            | -   |        | add_ln90_4   | add | fabric | 0       |
|   arr_33_fu_1214_p2                | -   |        | arr_33       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln90_113 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln90_114 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309        | 4   |        | mul_ln90_115 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310        | 4   |        | mul_ln90_116 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U269        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U270        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U271        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U272        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U273        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U274        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U275        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U276        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U277        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U278        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U279        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U280        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U281        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_fu_3692_p2             | -   |        | add_ln186    | add | fabric | 0       |
|   add_ln186_1_fu_3698_p2           | -   |        | add_ln186_1  | add | fabric | 0       |
|   add_ln186_2_fu_3712_p2           | -   |        | add_ln186_2  | add | fabric | 0       |
|   add_ln186_3_fu_3718_p2           | -   |        | add_ln186_3  | add | fabric | 0       |
|   add_ln186_4_fu_3724_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_5_fu_3738_p2           | -   |        | add_ln186_5  | add | fabric | 0       |
|   add_ln186_8_fu_3744_p2           | -   |        | add_ln186_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U282        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U283        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U284        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U285        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U286        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U287        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_5_fu_3782_p2           | -   |        | add_ln187_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U288        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U289        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   add_ln188_fu_3788_p2             | -   |        | add_ln188    | add | fabric | 0       |
|   add_ln188_1_fu_3794_p2           | -   |        | add_ln188_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U292        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   add_ln189_fu_3808_p2             | -   |        | add_ln189    | add | fabric | 0       |
|   arr_30_fu_4401_p2                | -   |        | arr_30       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U311        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_2011_p2             | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_2017_p2           | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_2_fu_2031_p2           | -   |        | add_ln190_2  | add | fabric | 0       |
|   add_ln190_3_fu_2037_p2           | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_2043_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_2057_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_7_fu_2063_p2           | -   |        | add_ln190_7  | add | fabric | 0       |
|   add_ln190_8_fu_2069_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U319        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_2082_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   add_ln191_1_fu_2088_p2           | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_2102_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_2108_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_2114_p2           | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_2128_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_8_fu_2134_p2           | -   |        | add_ln191_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U269        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U333        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   add_ln90_7_fu_2140_p2            | -   |        | add_ln90_7   | add | fabric | 0       |
|   add_ln90_8_fu_2146_p2            | -   |        | add_ln90_8   | add | fabric | 0       |
|   add_ln90_10_fu_1344_p2           | -   |        | add_ln90_10  | add | fabric | 0       |
|   add_ln90_11_fu_1358_p2           | -   |        | add_ln90_11  | add | fabric | 0       |
|   add_ln90_13_fu_1364_p2           | -   |        | add_ln90_13  | add | fabric | 0       |
|   add_ln90_15_fu_2177_p2           | -   |        | add_ln90_15  | add | fabric | 0       |
|   add_ln90_17_fu_2187_p2           | -   |        | add_ln90_17  | add | fabric | 0       |
|   add_ln90_18_fu_2193_p2           | -   |        | add_ln90_18  | add | fabric | 0       |
|   add_ln90_19_fu_2207_p2           | -   |        | add_ln90_19  | add | fabric | 0       |
|   add_ln90_21_fu_2213_p2           | -   |        | add_ln90_21  | add | fabric | 0       |
|   add_ln200_1_fu_2811_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   add_ln200_2_fu_2823_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_4_fu_3345_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_3355_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_6_fu_3361_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_3371_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_43_fu_3824_p2          | -   |        | add_ln200_43 | add | fabric | 0       |
|   add_ln200_8_fu_3828_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_9_fu_3377_p2           | -   |        | add_ln200_9  | add | fabric | 0       |
|   add_ln200_10_fu_3387_p2          | -   |        | add_ln200_10 | add | fabric | 0       |
|   add_ln200_14_fu_3848_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_35_fu_3862_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_3868_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U294        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_15_fu_3946_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_3956_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_3966_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_3972_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_4422_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_21_fu_4432_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_4442_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_19_fu_4452_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U301        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_23_fu_4018_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_4028_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_26_fu_4038_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_27_fu_4486_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_44_fu_4548_p2          | -   |        | add_ln200_44 | add | fabric | 0       |
|   add_ln200_28_fu_4552_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_42_fu_4566_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_25_fu_4571_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_30_fu_4064_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_36_fu_4610_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_37_fu_4620_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln200_29_fu_4630_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U309        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_38_fu_4663_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_31_fu_4725_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_fu_4074_p2             | -   |        | add_ln185    | add | fabric | 0       |
|   add_ln185_1_fu_4080_p2           | -   |        | add_ln185_1  | add | fabric | 0       |
|   add_ln185_2_fu_4094_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   add_ln185_3_fu_4100_p2           | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_6_fu_4126_p2           | -   |        | add_ln185_6  | add | fabric | 0       |
|   add_ln185_8_fu_4132_p2           | -   |        | add_ln185_8  | add | fabric | 0       |
|   add_ln185_9_fu_4138_p2           | -   |        | add_ln185_9  | add | fabric | 0       |
|   add_ln200_39_fu_4767_p2          | -   |        | add_ln200_39 | add | fabric | 0       |
|   add_ln184_fu_4144_p2             | -   |        | add_ln184    | add | fabric | 0       |
|   grp_fu_942_p2                    | -   |        | add_ln184_1  | add | fabric | 0       |
|   add_ln184_2_fu_4158_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   add_ln184_3_fu_4164_p2           | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_6_fu_4190_p2           | -   |        | add_ln184_6  | add | fabric | 0       |
|   add_ln184_8_fu_4196_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_4202_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln200_40_fu_4815_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_34_fu_4844_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_4868_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_4876_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_1_fu_2224_p2           | -   |        | add_ln197_1  | add | fabric | 0       |
|   add_ln197_2_fu_2230_p2           | -   |        | add_ln197_2  | add | fabric | 0       |
|   add_ln197_4_fu_1374_p2           | -   |        | add_ln197_4  | add | fabric | 0       |
|   add_ln197_5_fu_1380_p2           | -   |        | add_ln197_5  | add | fabric | 0       |
|   add_ln197_6_fu_1394_p2           | -   |        | add_ln197_6  | add | fabric | 0       |
|   add_ln197_8_fu_1400_p2           | -   |        | add_ln197_8  | add | fabric | 0       |
|   add_ln197_10_fu_2261_p2          | -   |        | add_ln197_10 | add | fabric | 0       |
|   add_ln197_11_fu_2267_p2          | -   |        | add_ln197_11 | add | fabric | 0       |
|   add_ln197_13_fu_2280_p2          | -   |        | add_ln197_13 | add | fabric | 0       |
|   add_ln197_14_fu_2286_p2          | -   |        | add_ln197_14 | add | fabric | 0       |
|   add_ln197_15_fu_2299_p2          | -   |        | add_ln197_15 | add | fabric | 0       |
|   add_ln197_17_fu_2305_p2          | -   |        | add_ln197_17 | add | fabric | 0       |
|   add_ln201_2_fu_2917_p2           | -   |        | add_ln201_2  | add | fabric | 0       |
|   add_ln201_4_fu_2929_p2           | -   |        | add_ln201_4  | add | fabric | 0       |
|   out1_w_1_fu_4985_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln196_fu_2316_p2             | -   |        | add_ln196    | add | fabric | 0       |
|   add_ln196_2_fu_2322_p2           | -   |        | add_ln196_2  | add | fabric | 0       |
|   add_ln196_4_fu_1406_p2           | -   |        | add_ln196_4  | add | fabric | 0       |
|   add_ln196_5_fu_1412_p2           | -   |        | add_ln196_5  | add | fabric | 0       |
|   add_ln196_6_fu_1426_p2           | -   |        | add_ln196_6  | add | fabric | 0       |
|   add_ln196_8_fu_1432_p2           | -   |        | add_ln196_8  | add | fabric | 0       |
|   add_ln196_10_fu_2352_p2          | -   |        | add_ln196_10 | add | fabric | 0       |
|   add_ln196_11_fu_2358_p2          | -   |        | add_ln196_11 | add | fabric | 0       |
|   add_ln196_13_fu_2372_p2          | -   |        | add_ln196_13 | add | fabric | 0       |
|   add_ln196_14_fu_2378_p2          | -   |        | add_ln196_14 | add | fabric | 0       |
|   add_ln196_15_fu_2392_p2          | -   |        | add_ln196_15 | add | fabric | 0       |
|   add_ln196_17_fu_2398_p2          | -   |        | add_ln196_17 | add | fabric | 0       |
|   add_ln202_1_fu_2997_p2           | -   |        | add_ln202_1  | add | fabric | 0       |
|   add_ln202_2_fu_3009_p2           | -   |        | add_ln202_2  | add | fabric | 0       |
|   add_ln195_fu_2409_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_2415_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln195_5_fu_1446_p2           | -   |        | add_ln195_5  | add | fabric | 0       |
|   add_ln195_7_fu_3031_p2           | -   |        | add_ln195_7  | add | fabric | 0       |
|   add_ln195_8_fu_3037_p2           | -   |        | add_ln195_8  | add | fabric | 0       |
|   add_ln195_10_fu_2446_p2          | -   |        | add_ln195_10 | add | fabric | 0       |
|   add_ln195_11_fu_2452_p2          | -   |        | add_ln195_11 | add | fabric | 0       |
|   add_ln195_12_fu_2466_p2          | -   |        | add_ln195_12 | add | fabric | 0       |
|   add_ln195_14_fu_2472_p2          | -   |        | add_ln195_14 | add | fabric | 0       |
|   add_ln203_1_fu_3420_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_3432_p2           | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_2483_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln194_1_fu_2488_p2           | -   |        | add_ln194_1  | add | fabric | 0       |
|   add_ln194_4_fu_2507_p2           | -   |        | add_ln194_4  | add | fabric | 0       |
|   add_ln194_5_fu_2515_p2           | -   |        | add_ln194_5  | add | fabric | 0       |
|   add_ln194_7_fu_2526_p2           | -   |        | add_ln194_7  | add | fabric | 0       |
|   add_ln194_9_fu_3082_p2           | -   |        | add_ln194_9  | add | fabric | 0       |
|   add_ln194_10_fu_3088_p2          | -   |        | add_ln194_10 | add | fabric | 0       |
|   add_ln194_12_fu_2537_p2          | -   |        | add_ln194_12 | add | fabric | 0       |
|   add_ln194_13_fu_2543_p2          | -   |        | add_ln194_13 | add | fabric | 0       |
|   add_ln194_14_fu_2557_p2          | -   |        | add_ln194_14 | add | fabric | 0       |
|   add_ln194_16_fu_2563_p2          | -   |        | add_ln194_16 | add | fabric | 0       |
|   add_ln204_1_fu_3479_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_3491_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln193_fu_2575_p2             | -   |        | add_ln193    | add | fabric | 0       |
|   add_ln193_1_fu_2579_p2           | -   |        | add_ln193_1  | add | fabric | 0       |
|   add_ln193_3_fu_2593_p2           | -   |        | add_ln193_3  | add | fabric | 0       |
|   add_ln193_5_fu_2599_p2           | -   |        | add_ln193_5  | add | fabric | 0       |
|   add_ln193_6_fu_2613_p2           | -   |        | add_ln193_6  | add | fabric | 0       |
|   add_ln193_8_fu_2619_p2           | -   |        | add_ln193_8  | add | fabric | 0       |
|   grp_fu_942_p2                    | -   |        | add_ln193_10 | add | fabric | 0       |
|   add_ln193_11_fu_3137_p2          | -   |        | add_ln193_11 | add | fabric | 0       |
|   add_ln193_13_fu_2625_p2          | -   |        | add_ln193_13 | add | fabric | 0       |
|   add_ln193_14_fu_2631_p2          | -   |        | add_ln193_14 | add | fabric | 0       |
|   add_ln193_15_fu_2645_p2          | -   |        | add_ln193_15 | add | fabric | 0       |
|   add_ln193_17_fu_2651_p2          | -   |        | add_ln193_17 | add | fabric | 0       |
|   add_ln205_1_fu_3539_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_3551_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_fu_2657_p2             | -   |        | add_ln192    | add | fabric | 0       |
|   add_ln192_1_fu_2663_p2           | -   |        | add_ln192_1  | add | fabric | 0       |
|   add_ln192_3_fu_2677_p2           | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_4_fu_2691_p2           | -   |        | add_ln192_4  | add | fabric | 0       |
|   add_ln192_7_fu_2697_p2           | -   |        | add_ln192_7  | add | fabric | 0       |
|   add_ln192_9_fu_3573_p2           | -   |        | add_ln192_9  | add | fabric | 0       |
|   add_ln192_10_fu_3579_p2          | -   |        | add_ln192_10 | add | fabric | 0       |
|   grp_fu_936_p2                    | -   |        | add_ln192_12 | add | fabric | 0       |
|   add_ln192_13_fu_3191_p2          | -   |        | add_ln192_13 | add | fabric | 0       |
|   add_ln192_14_fu_3204_p2          | -   |        | add_ln192_14 | add | fabric | 0       |
|   add_ln192_16_fu_3210_p2          | -   |        | add_ln192_16 | add | fabric | 0       |
|   add_ln206_1_fu_4223_p2           | -   |        | add_ln206_1  | add | fabric | 0       |
|   add_ln206_2_fu_4235_p2           | -   |        | add_ln206_2  | add | fabric | 0       |
|   out1_w_7_fu_4270_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_4278_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_3654_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln209_3_fu_4294_p2           | -   |        | add_ln209_3  | add | fabric | 0       |
|   out1_w_9_fu_4998_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_4312_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_4318_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_4324_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_4702_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_4930_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_4942_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_4964_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_37_1   | 28  |        |              |     |        |         |
|    empty_fu_358_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln50     | mul | auto   | 0       |
|    arr_fu_431_p2                   | -   |        | arr          | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|    arr_14_fu_476_p2                | -   |        | arr_14       | add | fabric | 0       |
|    sub_ln35_5_fu_486_p2            | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|    arr_15_fu_642_p2                | -   |        | arr_15       | add | fabric | 0       |
|    sub_ln35_6_fu_502_p2            | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|    arr_16_fu_699_p2                | -   |        | arr_16       | add | fabric | 0       |
|    sub_ln35_fu_522_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|    arr_17_fu_755_p2                | -   |        | arr_17       | add | fabric | 0       |
|    sub_ln35_1_fu_764_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|    arr_18_fu_819_p2                | -   |        | arr_18       | add | fabric | 0       |
|    tmp_6_fu_834_p17                | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|    arr_19_fu_870_p2                | -   |        | arr_19       | add | fabric | 0       |
|    add_ln37_fu_550_p2              | -   |        | add_ln37     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_57_5   | 28  |        |              |     |        |         |
|    empty_fu_358_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U75        | 4   |        | mul_ln70     | mul | auto   | 0       |
|    add_ln70_fu_431_p2              | -   |        | add_ln70     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76        | 4   |        | mul_ln70_1   | mul | auto   | 0       |
|    add_ln70_1_fu_476_p2            | -   |        | add_ln70_1   | add | fabric | 0       |
|    sub_ln35_fu_486_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U77        | 4   |        | mul_ln70_2   | mul | auto   | 0       |
|    add_ln70_2_fu_632_p2            | -   |        | add_ln70_2   | add | fabric | 0       |
|    sub_ln35_1_fu_502_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U78        | 4   |        | mul_ln70_3   | mul | auto   | 0       |
|    add_ln70_3_fu_689_p2            | -   |        | add_ln70_3   | add | fabric | 0       |
|    sub_ln35_2_fu_522_p2            | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U79        | 4   |        | mul_ln70_4   | mul | auto   | 0       |
|    add_ln70_4_fu_745_p2            | -   |        | add_ln70_4   | add | fabric | 0       |
|    sub_ln35_3_fu_754_p2            | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U80        | 4   |        | mul_ln70_5   | mul | auto   | 0       |
|    add_ln70_5_fu_809_p2            | -   |        | add_ln70_5   | add | fabric | 0       |
|    tmp_3_fu_824_p17                | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81        | 4   |        | mul_ln70_6   | mul | auto   | 0       |
|    add_ln70_6_fu_860_p2            | -   |        | add_ln70_6   | add | fabric | 0       |
|    add_ln57_fu_540_p2              | -   |        | add_ln57     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_173_27 | 4   |        |              |     |        |         |
|    add_ln179_fu_221_p2             | -   |        | add_ln179    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U214       | 4   |        | mul_ln179    | mul | auto   | 0       |
|    add_ln179_1_fu_291_p2           | -   |        | add_ln179_1  | add | fabric | 0       |
|    add_ln173_fu_297_p2             | -   |        | add_ln173    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_130_19 | 44  |        |              |     |        |         |
|    mul_32ns_32ns_64_1_1_U110       | 4   |        | mul_ln143    | mul | auto   | 0       |
|    add_ln143_fu_543_p2             | -   |        | add_ln143    | add | fabric | 0       |
|    sub_ln35_6_fu_569_p2            | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    sub_ln35_7_fu_622_p2            | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    sub_ln35_8_fu_674_p2            | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U111       | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U112       | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U113       | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U114       | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|    sub_ln35_9_fu_860_p2            | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U115       | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U116       | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|    sub_ln35_10_fu_951_p2           | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U117       | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U118       | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|    tmp_19_fu_1034_p17              | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U119       | 4   |        | mul_ln143_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U120       | 4   |        | mul_ln143_10 | mul | auto   | 0       |
|    add_ln130_fu_492_p2             | -   |        | add_ln130    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_151_23 | 44  |        |              |     |        |         |
|    add_ln166_fu_502_p2             | -   |        | add_ln166    | add | fabric | 0       |
|    sub_ln35_fu_512_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    sub_ln35_7_fu_729_p2            | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    sub_ln35_8_fu_768_p2            | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    add_ln158_fu_536_p2             | -   |        | add_ln158    | add | fabric | 0       |
|    empty_fu_542_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U156       | 4   |        | mul_ln165    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U157       | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U158       | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U159       | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U160       | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U161       | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|    sub_ln35_9_fu_594_p2            | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U162       | 4   |        | mul_ln165_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U163       | 4   |        | mul_ln165_7  | mul | auto   | 0       |
|    sub_ln35_10_fu_977_p2           | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U164       | 4   |        | mul_ln165_8  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U165       | 4   |        | mul_ln165_9  | mul | auto   | 0       |
|    sub_ln35_11_fu_1054_p2          | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U166       | 4   |        | mul_ln165_10 | mul | auto   | 0       |
|    add_ln165_10_fu_1104_p2         | -   |        | add_ln165_10 | add | fabric | 0       |
|    add_ln151_fu_618_p2             | -   |        | add_ln151    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


