*SPEF "IEEE 1481-1999"
*DESIGN "s27"
*DATE "Tue Oct 25 21:53:45 2022"
*VENDOR "SYNOPSYS INC"
*PROGRAM "Synopsys Design Compiler"
*VERSION "S-2021.06-SP5-3"
*DESIGN_FLOW "SYNTHESIS"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1.0 NS
*C_UNIT 0.0010 PF
*R_UNIT 1000.0 KOHM
*L_UNIT 1.0 HENRY

*PORTS

CK I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G0 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G1 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G17 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G2 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G3 I *L 0.000e+00 *S 0.000e+00 0.000e+00 

*R_NET N0 2.433e-01
*DRIVER NAND2_0:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_2:A 4.575e-03
*END

*R_NET N1 2.433e-01
*DRIVER I_3:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_0:A 4.575e-03
*END

*R_NET N2 2.433e-01
*DRIVER I_4:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_0:B 4.575e-03
*END

*R_NET N3 2.433e-01
*DRIVER I_5:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_1:A 4.575e-03
*END

*R_NET N4 2.433e-01
*DRIVER I_6:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_1:B 4.575e-03
*END

*R_NET N5 2.433e-01
*DRIVER I_7:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_2:A 4.575e-03
*END

*R_NET N6 2.433e-01
*DRIVER I_8:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_2:B 4.575e-03
*END

*R_NET N7 2.433e-01
*DRIVER I_9:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_3:A 4.575e-03
*END

*R_NET N8 2.433e-01
*DRIVER I_10:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NOR2_3:B 4.575e-03
*END

*R_NET CK 8.629e-01
*DRIVER CK
*CELL NULL
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC DFF_2/Q_reg:clocked_on 5.757e-02
*RC DFF_1/Q_reg:clocked_on 5.757e-02
*RC DFF_0/Q_reg:clocked_on 5.757e-02
*END

*R_NET G0 2.433e-01
*DRIVER G0
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_0:A 4.575e-03
*END

*R_NET G1 2.433e-01
*DRIVER G1
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_7:A 4.575e-03
*END

*R_NET G17 2.433e-01
*DRIVER EXOR1:Z
*CELL GTECH_XOR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G17 4.575e-03
*END

*R_NET G2 2.433e-01
*DRIVER G2
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_9:A 4.575e-03
*END

*R_NET G3 2.433e-01
*DRIVER G3
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_1:A 4.575e-03
*END

*R_NET G5 5.436e-01
*DRIVER DFF_0/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND1:A 2.285e-02
*RC I_5:A 2.285e-02
*END

*R_NET G10 2.433e-01
*DRIVER NOR2_0:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_0/Q_reg:next_state 4.575e-03
*END

*R_NET G6 2.433e-01
*DRIVER DFF_1/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_0:B 4.575e-03
*END

*R_NET G11 8.629e-01
*DRIVER NOR2_1:Z
*CELL GTECH_AND2
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC I_4:A 5.757e-02
*RC I_1:A 5.757e-02
*RC DFF_1/Q_reg:next_state 5.757e-02
*END

*R_NET G7 5.436e-01
*DRIVER DFF_2/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND1:B 2.285e-02
*RC I_8:A 2.285e-02
*END

*R_NET G13 2.433e-01
*DRIVER NOR2_3:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_2/Q_reg:next_state 4.575e-03
*END

*R_NET G14 5.436e-01
*DRIVER I_0:Z
*CELL GTECH_NOT
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC I_3:A 2.285e-02
*RC AND2_0:A 2.285e-02
*END

*R_NET op 2.433e-01
*DRIVER I_1:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC EXOR1:A 4.575e-03
*END

*R_NET G8 5.436e-01
*DRIVER AND2_0:Z
*CELL GTECH_AND2
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC OR2_1:B 2.285e-02
*RC OR2_0:B 2.285e-02
*END

*R_NET G12 5.436e-01
*DRIVER NOR2_2:Z
*CELL GTECH_AND2
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC I_10:A 2.285e-02
*RC OR2_0:A 2.285e-02
*END

*R_NET G15 2.433e-01
*DRIVER OR2_0:Z
*CELL GTECH_OR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_0:B 4.575e-03
*END

*R_NET G16 2.433e-01
*DRIVER OR2_1:Z
*CELL GTECH_OR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_0:A 4.575e-03
*END

*R_NET G9 2.433e-01
*DRIVER I_2:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_6:A 4.575e-03
*END

*R_NET AO 1.203e+00
*DRIVER AND1:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC ff4/Q_reg:clocked_on 1.119e-01
*RC ff3/Q_reg:clocked_on 1.119e-01
*RC ff2/Q_reg:clocked_on 1.119e-01
*RC ff1/Q_reg:clocked_on 1.119e-01
*END

*R_NET CO 2.433e-01
*DRIVER B_0:Z
*CELL GTECH_BUF
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC EXOR1:B 4.575e-03
*END

*R_NET QD 2.433e-01
*DRIVER ff4/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC a2:B 4.575e-03
*END

*R_NET QC 5.436e-01
*DRIVER ff3/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC ff4/Q_reg:next_state 2.285e-02
*RC C14:A 2.285e-02
*END

*R_NET QB 8.629e-01
*DRIVER ff2/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC ff3/Q_reg:next_state 5.757e-02
*RC C14:B 5.757e-02
*RC a1:B 5.757e-02
*END

*R_NET QA 8.629e-01
*DRIVER ff1/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC ff2/Q_reg:next_state 5.757e-02
*RC C13:B 5.757e-02
*RC a1:A 5.757e-02
*END

*R_NET and1 2.433e-01
*DRIVER a1:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC a2:A 4.575e-03
*END

*R_NET reset 1.203e+00
*DRIVER a2:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC ff4/Q_reg:clear 1.119e-01
*RC ff3/Q_reg:clear 1.119e-01
*RC ff2/Q_reg:clear 1.119e-01
*RC ff1/Q_reg:clear 1.119e-01
*END

*R_NET N9 2.433e-01
*DRIVER C13:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC B_0:A 4.575e-03
*END

*R_NET N10 2.433e-01
*DRIVER C14:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC C13:A 4.575e-03
*END
