
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 2 min 14 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 2 min 14 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9401027 heartbeat IPC: 1.85019 cumulative IPC: 1.85019 (Simulation time: 0 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14320215 heartbeat IPC: 2.03286 cumulative IPC: 1.93723 (Simulation time: 0 hr 8 min 25 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19201760 heartbeat IPC: 2.04853 cumulative IPC: 1.97296 (Simulation time: 0 hr 11 min 29 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24465407 heartbeat IPC: 1.89982 cumulative IPC: 1.95415 (Simulation time: 0 hr 14 min 35 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29078874 heartbeat IPC: 2.16757 cumulative IPC: 1.99341 (Simulation time: 0 hr 17 min 36 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33779008 heartbeat IPC: 2.1276 cumulative IPC: 2.01458 (Simulation time: 0 hr 20 min 37 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38141788 heartbeat IPC: 2.29212 cumulative IPC: 2.05004 (Simulation time: 0 hr 23 min 31 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42502311 heartbeat IPC: 2.2933 cumulative IPC: 2.07759 (Simulation time: 0 hr 26 min 26 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46838133 heartbeat IPC: 2.30637 cumulative IPC: 2.10074 (Simulation time: 0 hr 29 min 20 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51185627 heartbeat IPC: 2.30018 cumulative IPC: 2.11912 (Simulation time: 0 hr 32 min 14 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47189438 cumulative IPC: 2.11912 (Simulation time: 0 hr 32 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11912 instructions: 100000001 cycles: 47189438
cpu0_DTLB TOTAL     ACCESS:   40463093  HIT:   40455146  MISS:       7947
cpu0_DTLB LOAD      ACCESS:   32300316  HIT:   32297447  MISS:       2869
cpu0_DTLB RFO       ACCESS:    8162777  HIT:    8157699  MISS:       5078
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.0909 cycles
cpu0_ITLB TOTAL     ACCESS:     796618  HIT:     796511  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796618  HIT:     796511  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64629  HIT:      64293  MISS:        336
cpu0_L1I LOAD      ACCESS:      64629  HIT:      64293  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 311.372 cycles
cpu0_STLB TOTAL     ACCESS:       8054  HIT:       7274  MISS:        780
cpu0_STLB LOAD      ACCESS:       2976  HIT:       2809  MISS:        167
cpu0_STLB RFO       ACCESS:       5078  HIT:       4465  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.49 cycles
cpu0_L1D TOTAL     ACCESS:   32872573  HIT:   32406817  MISS:     465756
cpu0_L1D LOAD      ACCESS:   28661129  HIT:   28504545  MISS:     156584
cpu0_L1D RFO       ACCESS:    4210673  HIT:    3901688  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        584  MISS:        187
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 331.536 cycles
cpu0_L2C TOTAL     ACCESS:     772843  HIT:     485642  MISS:     287201
cpu0_L2C LOAD      ACCESS:     156920  HIT:     142227  MISS:      14693
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306751  HIT:     306714  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        187  HIT:        170  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 520.153 cycles
LLC TOTAL     ACCESS:     557991  HIT:     352094  MISS:     205897
LLC LOAD      ACCESS:      14693  HIT:      10941  MISS:       3752
LLC RFO       ACCESS:     272306  HIT:     147259  MISS:     125047
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270975  HIT:     193884  MISS:      77091
LLC TRANSLATION ACCESS:         17  HIT:         10  MISS:          7
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 696.271 cycles
OPTgen accesses: 5079
OPTgen hits: 3120
OPTgen hit rate: 61.4294



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2023  ROW_BUFFER_MISS:     126779
 DBUS AVG_CONGESTED_CYCLE:    3.99363
 WQ ROW_BUFFER_HIT:       7959  ROW_BUFFER_MISS:     117985  FULL:       5377


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.953
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

