library ieee;
use ieee.std_logic_1164.all;


entity lab1 is
	port( data: in std_logic;
			Q: out std_logic_vector(0 to 4) );
end lab1;