# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../Downloads/FA.v"
verilog xil_defaultlib  "../../../../../Lab2_part2/Lab2_part2.srcs/sources_1/new/add_sub_4bit.v"
verilog xil_defaultlib  "../../../../../Lab2_part2/Lab2_part2.srcs/sim_1/new/add_sub_4bit_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
