--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISESetup\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ena         |    6.317(R)|      SLOW  |   -1.365(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    4.804(R)|      SLOW  |   -1.281(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hh<0>       |        11.082(R)|      SLOW  |         4.943(R)|      FAST  |clk_BUFGP         |   0.000|
hh<1>       |        11.155(R)|      SLOW  |         4.954(R)|      FAST  |clk_BUFGP         |   0.000|
hh<2>       |        10.881(R)|      SLOW  |         4.825(R)|      FAST  |clk_BUFGP         |   0.000|
hh<3>       |        11.146(R)|      SLOW  |         5.015(R)|      FAST  |clk_BUFGP         |   0.000|
mm<0>       |        10.694(R)|      SLOW  |         4.654(R)|      FAST  |clk_BUFGP         |   0.000|
mm<1>       |        10.696(R)|      SLOW  |         4.645(R)|      FAST  |clk_BUFGP         |   0.000|
mm<2>       |        10.760(R)|      SLOW  |         4.730(R)|      FAST  |clk_BUFGP         |   0.000|
mm<3>       |        10.837(R)|      SLOW  |         4.796(R)|      FAST  |clk_BUFGP         |   0.000|
mm<4>       |        10.523(R)|      SLOW  |         4.575(R)|      FAST  |clk_BUFGP         |   0.000|
mm<5>       |        10.692(R)|      SLOW  |         4.737(R)|      FAST  |clk_BUFGP         |   0.000|
pm          |         9.840(R)|      SLOW  |         4.259(R)|      FAST  |clk_BUFGP         |   0.000|
ss<0>       |        11.507(R)|      SLOW  |         5.231(R)|      FAST  |clk_BUFGP         |   0.000|
ss<1>       |        11.568(R)|      SLOW  |         5.281(R)|      FAST  |clk_BUFGP         |   0.000|
ss<2>       |        11.494(R)|      SLOW  |         5.210(R)|      FAST  |clk_BUFGP         |   0.000|
ss<3>       |        11.380(R)|      SLOW  |         5.190(R)|      FAST  |clk_BUFGP         |   0.000|
ss<4>       |        11.312(R)|      SLOW  |         5.121(R)|      FAST  |clk_BUFGP         |   0.000|
ss<5>       |        11.483(R)|      SLOW  |         5.213(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.767|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 07 23:17:34 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



