<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.96 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.96 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.620" period="9.960" constraintValue="4.980" deviceLimit="2.670" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.620" period="9.960" constraintValue="4.980" deviceLimit="2.670" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="5.960" period="9.960" constraintValue="9.960" deviceLimit="4.000" freqLimit="250.000" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="15" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE         -0.93375 ns HIGH 50%;</twConstName><twItemCnt>48509</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7689</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.645</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point wi18/ep_datahold_9 (SLICE_X17Y77.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_2</twSrc><twDest BELType="FF">wi18/ep_datahold_9</twDest><twTotPathDel>9.492</twTotPathDel><twClkSkew dest = "0.729" src = "0.747">0.018</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_2</twSrc><twDest BELType='FF'>wi18/ep_datahold_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">3.754</twDelInfo><twComp>okHE&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>wi18/ep_datahold&lt;9&gt;</twComp><twBEL>wi18/ep_datahold_9</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>8.059</twRouteDel><twTotDel>9.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.373</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_3</twSrc><twDest BELType="FF">wi18/ep_datahold_9</twDest><twTotPathDel>9.434</twTotPathDel><twClkSkew dest = "0.729" src = "0.747">0.018</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_3</twSrc><twDest BELType='FF'>wi18/ep_datahold_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">3.696</twDelInfo><twComp>okHE&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>wi18/ep_datahold&lt;9&gt;</twComp><twBEL>wi18/ep_datahold_9</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>8.001</twRouteDel><twTotDel>9.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_4</twSrc><twDest BELType="FF">wi18/ep_datahold_9</twDest><twTotPathDel>9.327</twTotPathDel><twClkSkew dest = "0.729" src = "0.747">0.018</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_4</twSrc><twDest BELType='FF'>wi18/ep_datahold_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.589</twDelInfo><twComp>okHE&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>wi18/ep_datahold&lt;9&gt;</twComp><twBEL>wi18/ep_datahold_9</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>7.894</twRouteDel><twTotDel>9.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point wi18/ep_datahold_8 (SLICE_X17Y77.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_2</twSrc><twDest BELType="FF">wi18/ep_datahold_8</twDest><twTotPathDel>9.467</twTotPathDel><twClkSkew dest = "0.729" src = "0.747">0.018</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_2</twSrc><twDest BELType='FF'>wi18/ep_datahold_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">3.754</twDelInfo><twComp>okHE&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>wi18/ep_datahold&lt;9&gt;</twComp><twBEL>wi18/ep_datahold_8</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>8.059</twRouteDel><twTotDel>9.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_3</twSrc><twDest BELType="FF">wi18/ep_datahold_8</twDest><twTotPathDel>9.409</twTotPathDel><twClkSkew dest = "0.729" src = "0.747">0.018</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_3</twSrc><twDest BELType='FF'>wi18/ep_datahold_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">3.696</twDelInfo><twComp>okHE&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>wi18/ep_datahold&lt;9&gt;</twComp><twBEL>wi18/ep_datahold_8</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>8.001</twRouteDel><twTotDel>9.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.505</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_4</twSrc><twDest BELType="FF">wi18/ep_datahold_8</twDest><twTotPathDel>9.302</twTotPathDel><twClkSkew dest = "0.729" src = "0.747">0.018</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_4</twSrc><twDest BELType='FF'>wi18/ep_datahold_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.589</twDelInfo><twComp>okHE&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi18/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.596</twDelInfo><twComp>wi18/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>wi18/ep_datahold&lt;9&gt;</twComp><twBEL>wi18/ep_datahold_8</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>7.894</twRouteDel><twTotDel>9.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point wi15/ep_datahold_14 (SLICE_X45Y87.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_6</twSrc><twDest BELType="FF">wi15/ep_datahold_14</twDest><twTotPathDel>9.355</twTotPathDel><twClkSkew dest = "0.671" src = "0.747">0.076</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_6</twSrc><twDest BELType='FF'>wi15/ep_datahold_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X23Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.335</twDelInfo><twComp>okHE&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep13wirein&lt;3&gt;</twComp><twBEL>wi15/ti_write_ti_addr[7]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi15/ti_write_ti_addr[7]_AND_1_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep13wirein&lt;3&gt;</twComp><twBEL>wi15/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.434</twDelInfo><twComp>wi15/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>wi15/ep_datahold&lt;15&gt;</twComp><twBEL>wi15/ep_datahold_14</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>7.999</twRouteDel><twTotDel>9.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.603</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_2</twSrc><twDest BELType="FF">wi15/ep_datahold_14</twDest><twTotPathDel>9.146</twTotPathDel><twClkSkew dest = "0.671" src = "0.747">0.076</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_2</twSrc><twDest BELType='FF'>wi15/ep_datahold_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">2.869</twDelInfo><twComp>okHE&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>data_stream_5_sel&lt;3&gt;</twComp><twBEL>wi15/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>wi15/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep13wirein&lt;3&gt;</twComp><twBEL>wi15/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.434</twDelInfo><twComp>wi15/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>wi15/ep_datahold&lt;15&gt;</twComp><twBEL>wi15/ep_datahold_14</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>7.719</twRouteDel><twTotDel>9.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.728</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_5</twSrc><twDest BELType="FF">wi15/ep_datahold_14</twDest><twTotPathDel>9.021</twTotPathDel><twClkSkew dest = "0.671" src = "0.747">0.076</twClkSkew><twDelConst>9.960</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_5</twSrc><twDest BELType='FF'>wi15/ep_datahold_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>SLICE_X23Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.B6</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">3.001</twDelInfo><twComp>okHE&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep13wirein&lt;3&gt;</twComp><twBEL>wi15/ti_write_ti_addr[7]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi15/ti_write_ti_addr[7]_AND_1_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep13wirein&lt;3&gt;</twComp><twBEL>wi15/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.434</twDelInfo><twComp>wi15/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>wi15/ep_datahold&lt;15&gt;</twComp><twBEL>wi15/ep_datahold_14</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>7.665</twRouteDel><twTotDel>9.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE
        -0.93375 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/c0/t_count_rd_0 (SLICE_X10Y6.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/baud_en</twSrc><twDest BELType="FF">host/core0/core0/a0/c0/t_count_rd_0</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.034" src = "0.038">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/baud_en</twSrc><twDest BELType='FF'>host/core0/core0/a0/c0/t_count_rd_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.027">okClk</twSrcClk><twPathDel><twSite>SLICE_X11Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/c0/baud_en</twComp><twBEL>host/core0/core0/a0/c0/baud_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y6.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>host/core0/core0/a0/c0/baud_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y6.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>host/core0/core0/a0/c0/t_count_rd&lt;0&gt;</twComp><twBEL>host/core0/core0/a0/c0/t_count_rd_0</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/c0/t_count_rd_1 (SLICE_X10Y6.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/baud_en</twSrc><twDest BELType="FF">host/core0/core0/a0/c0/t_count_rd_1</twDest><twTotPathDel>0.275</twTotPathDel><twClkSkew dest = "0.034" src = "0.038">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/baud_en</twSrc><twDest BELType='FF'>host/core0/core0/a0/c0/t_count_rd_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.027">okClk</twSrcClk><twPathDel><twSite>SLICE_X11Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/c0/baud_en</twComp><twBEL>host/core0/core0/a0/c0/baud_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y6.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>host/core0/core0/a0/c0/baud_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y6.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>host/core0/core0/a0/c0/t_count_rd&lt;0&gt;</twComp><twBEL>host/core0/core0/a0/c0/t_count_rd_1</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ep00wirein&lt;0&gt;_shift4 (SLICE_X20Y83.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">ep00wirein&lt;0&gt;_shift3</twSrc><twDest BELType="FF">ep00wirein&lt;0&gt;_shift4</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ep00wirein&lt;0&gt;_shift3</twSrc><twDest BELType='FF'>ep00wirein&lt;0&gt;_shift4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.027">okClk</twSrcClk><twPathDel><twSite>SLICE_X20Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ep00wirein&lt;0&gt;_shift4</twComp><twBEL>ep00wirein&lt;0&gt;_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>ep00wirein&lt;0&gt;_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>ep00wirein&lt;0&gt;_shift4</twComp><twBEL>ep00wirein&lt;0&gt;_shift4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.027">okClk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE
        -0.93375 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="47" type="MINPERIOD" name="Tdcmper_PSCLK" slack="3.970" period="9.960" constraintValue="9.960" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="okClk"/><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.390" period="9.960" constraintValue="9.960" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="okClk"/><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.390" period="9.960" constraintValue="9.960" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X3Y18.CLKA" clockNet="okClk"/></twPinLimitRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X26Y106.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="64" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y36.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y32.CLKB" clockNet="dataclk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y18.CLKB" clockNet="dataclk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y10.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;</twConstName><twItemCnt>12837</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1284</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.056</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (SLICE_X32Y108.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.332</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twDest><twTotPathDel>4.378</twTotPathDel><twClkSkew dest = "2.000" src = "2.427">0.427</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.078</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twDest><twTotPathDel>4.535</twTotPathDel><twClkSkew dest = "0.593" src = "0.637">0.044</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>4.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (SLICE_X32Y108.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.343</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twDest><twTotPathDel>4.367</twTotPathDel><twClkSkew dest = "2.000" src = "2.427">0.427</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.089</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twDest><twTotPathDel>4.524</twTotPathDel><twClkSkew dest = "0.593" src = "0.637">0.044</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>4.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6 (SLICE_X32Y108.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.366</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twDest><twTotPathDel>4.344</twTotPathDel><twClkSkew dest = "2.000" src = "2.427">0.427</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.112</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twDest><twTotPathDel>4.501</twTotPathDel><twClkSkew dest = "0.593" src = "0.637">0.044</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>4.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X4Y106.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (SLICE_X0Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_state[3]_AddressPhase_MUX_76_o11</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X4Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;5&gt;1</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X26Y106.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3         / 1.5625 HIGH 50%;</twConstName><twItemCnt>4315</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2048</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>3320.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X13Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.355</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twTotPathDel>1.310</twTotPathDel><twClkSkew dest = "4.449" src = "13.115">8.666</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X12Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X8Y83.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.333</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twDest><twTotPathDel>1.287</twTotPathDel><twClkSkew dest = "4.458" src = "13.125">8.667</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.743</twRouteDel><twTotDel>1.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X8Y83.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.319</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twTotPathDel>1.273</twTotPathDel><twClkSkew dest = "4.458" src = "13.125">8.667</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.641</twRouteDel><twTotDel>1.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3
        / 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.DIA31), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.DIA31</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y22.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20 (SLICE_X20Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X20Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;20&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;20&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X24Y83.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X24Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3
        / 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y36.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;</twConstName><twItemCnt>358574</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7293</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.576</twMinPer></twConstHead><twPathRptBanner iPaths="218" iCriticalPaths="0" sType="EndPoint">Paths for end point DAC_pre_register_5_12 (SLICE_X29Y79.A5), 218 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.328</twSlack><twSrc BELType="FF">data_stream_3_sel_0</twSrc><twDest BELType="FF">DAC_pre_register_5_12</twDest><twTotPathDel>11.562</twTotPathDel><twClkSkew dest = "0.732" src = "0.711">-0.021</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_stream_3_sel_0</twSrc><twDest BELType='FF'>DAC_pre_register_5_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X44Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>data_stream_3_sel&lt;3&gt;</twComp><twBEL>data_stream_3_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.014</twDelInfo><twComp>data_stream_3_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>data_stream_3&lt;12&gt;</twComp><twBEL>Mmux_data_stream_3_63</twBEL><twBEL>Mmux_data_stream_3_4_f7_2</twBEL><twBEL>Mmux_data_stream_3_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.412</twDelInfo><twComp>data_stream_3&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N1157</twComp><twBEL>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_73</twBEL><twBEL>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N1157</twComp><twBEL>main_state[31]_PWR_1_o_select_462_OUT&lt;4&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>N1157</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_pre_register_5&lt;15&gt;</twComp><twBEL>main_state[31]_PWR_1_o_select_462_OUT&lt;4&gt;</twBEL><twBEL>DAC_pre_register_5_12</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>9.473</twRouteDel><twTotDel>11.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">data_stream_3_sel_0</twSrc><twDest BELType="FF">DAC_pre_register_5_12</twDest><twTotPathDel>11.510</twTotPathDel><twClkSkew dest = "0.732" src = "0.711">-0.021</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_stream_3_sel_0</twSrc><twDest BELType='FF'>DAC_pre_register_5_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X44Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>data_stream_3_sel&lt;3&gt;</twComp><twBEL>data_stream_3_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.C5</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>data_stream_3_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>data_stream_3&lt;12&gt;</twComp><twBEL>Mmux_data_stream_3_57</twBEL><twBEL>Mmux_data_stream_3_4_f7_2</twBEL><twBEL>Mmux_data_stream_3_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.412</twDelInfo><twComp>data_stream_3&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N1157</twComp><twBEL>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_73</twBEL><twBEL>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N1157</twComp><twBEL>main_state[31]_PWR_1_o_select_462_OUT&lt;4&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>N1157</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_pre_register_5&lt;15&gt;</twComp><twBEL>main_state[31]_PWR_1_o_select_462_OUT&lt;4&gt;</twBEL><twBEL>DAC_pre_register_5_12</twBEL></twPathDel><twLogDel>2.063</twLogDel><twRouteDel>9.447</twRouteDel><twTotDel>11.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">data_stream_3_sel_1</twSrc><twDest BELType="FF">DAC_pre_register_5_12</twDest><twTotPathDel>11.411</twTotPathDel><twClkSkew dest = "0.732" src = "0.711">-0.021</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_stream_3_sel_1</twSrc><twDest BELType='FF'>DAC_pre_register_5_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X44Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>data_stream_3_sel&lt;3&gt;</twComp><twBEL>data_stream_3_sel_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>data_stream_3_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>data_stream_3&lt;12&gt;</twComp><twBEL>Mmux_data_stream_3_63</twBEL><twBEL>Mmux_data_stream_3_4_f7_2</twBEL><twBEL>Mmux_data_stream_3_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.412</twDelInfo><twComp>data_stream_3&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N1157</twComp><twBEL>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_73</twBEL><twBEL>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N1157</twComp><twBEL>main_state[31]_PWR_1_o_select_462_OUT&lt;4&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>N1157</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_pre_register_5&lt;15&gt;</twComp><twBEL>main_state[31]_PWR_1_o_select_462_OUT&lt;4&gt;</twBEL><twBEL>DAC_pre_register_5_12</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>9.322</twRouteDel><twTotDel>11.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18519" iCriticalPaths="0" sType="EndPoint">Paths for end point DAC_output_3/DAC_DIN (SLICE_X22Y96.A5), 18519 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">DAC_register_3_4</twSrc><twDest BELType="FF">DAC_output_3/DAC_DIN</twDest><twTotPathDel>11.493</twTotPathDel><twClkSkew dest = "0.599" src = "0.645">0.046</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_3_4</twSrc><twDest BELType='FF'>DAC_output_3/DAC_DIN</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X9Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp><twBEL>DAC_register_3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_register_3&lt;5&gt;</twComp><twBEL>DAC_register_3&lt;4&gt;_rt</twBEL><twBEL>DAC_output_3/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg</twComp><twBEL>DAC_output_3/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_3/add_result&lt;15&gt;</twComp><twBEL>DAC_output_3/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>DAC_output_3/add_result&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_556_o</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o143</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed&lt;12&gt;</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data&lt;3&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o513</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_65_o_Select_37_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_65_o_Select_37_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_65_o_Select_37_o6</twBEL><twBEL>DAC_output_3/DAC_DIN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>7.687</twRouteDel><twTotDel>11.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">DAC_register_3_4</twSrc><twDest BELType="FF">DAC_output_3/DAC_DIN</twDest><twTotPathDel>11.375</twTotPathDel><twClkSkew dest = "0.599" src = "0.645">0.046</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_3_4</twSrc><twDest BELType='FF'>DAC_output_3/DAC_DIN</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X9Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp><twBEL>DAC_register_3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_register_3&lt;5&gt;</twComp><twBEL>DAC_output_3/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg</twComp><twBEL>DAC_output_3/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_3/add_result&lt;15&gt;</twComp><twBEL>DAC_output_3/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>DAC_output_3/add_result&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_556_o</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o143</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed&lt;12&gt;</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data&lt;3&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o513</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_65_o_Select_37_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_65_o_Select_37_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_65_o_Select_37_o6</twBEL><twBEL>DAC_output_3/DAC_DIN</twBEL></twPathDel><twLogDel>3.615</twLogDel><twRouteDel>7.760</twRouteDel><twTotDel>11.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">DAC_register_3_4</twSrc><twDest BELType="FF">DAC_output_3/DAC_DIN</twDest><twTotPathDel>11.346</twTotPathDel><twClkSkew dest = "0.599" src = "0.645">0.046</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_3_4</twSrc><twDest BELType='FF'>DAC_output_3/DAC_DIN</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X9Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp><twBEL>DAC_register_3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_register_3&lt;5&gt;</twComp><twBEL>DAC_register_3&lt;4&gt;_rt</twBEL><twBEL>DAC_output_3/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg</twComp><twBEL>DAC_output_3/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>DAC_output_3/add_result&lt;15&gt;</twComp><twBEL>DAC_output_3/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>DAC_output_3/add_result&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_530_o</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_533_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_533_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_533_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_532_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y98.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;4&gt;_4</twBEL><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;4&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_3&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data&lt;3&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o513</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_65_o_Select_37_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_65_o_Select_37_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_65_o_Select_37_o6</twBEL><twBEL>DAC_output_3/DAC_DIN</twBEL></twPathDel><twLogDel>3.689</twLogDel><twRouteDel>7.657</twRouteDel><twTotDel>11.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point RAM_addr_rd_2 (SLICE_X23Y41.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">channel_3</twSrc><twDest BELType="FF">RAM_addr_rd_2</twDest><twTotPathDel>11.466</twTotPathDel><twClkSkew dest = "0.696" src = "0.769">0.073</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>channel_3</twSrc><twDest BELType='FF'>RAM_addr_rd_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X13Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>channel&lt;3&gt;</twComp><twBEL>channel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>140</twFanCnt><twDelInfo twEdge="twRising">4.148</twDelInfo><twComp>channel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_GND_1_o_equal_115_o</twComp><twBEL>GND_1_o_GND_1_o_equal_115_o&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.276</twDelInfo><twComp>GND_1_o_GND_1_o_equal_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MOSI_cmd_D&lt;15&gt;</twComp><twBEL>main_state__n3733_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>_n3733_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAM_addr_rd&lt;3&gt;</twComp><twBEL>RAM_addr_rd_2</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>10.115</twRouteDel><twTotDel>11.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">channel_2</twSrc><twDest BELType="FF">RAM_addr_rd_2</twDest><twTotPathDel>10.985</twTotPathDel><twClkSkew dest = "0.696" src = "0.769">0.073</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>channel_2</twSrc><twDest BELType='FF'>RAM_addr_rd_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X13Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>channel&lt;3&gt;</twComp><twBEL>channel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.667</twDelInfo><twComp>channel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_GND_1_o_equal_115_o</twComp><twBEL>GND_1_o_GND_1_o_equal_115_o&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.276</twDelInfo><twComp>GND_1_o_GND_1_o_equal_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MOSI_cmd_D&lt;15&gt;</twComp><twBEL>main_state__n3733_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>_n3733_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAM_addr_rd&lt;3&gt;</twComp><twBEL>RAM_addr_rd_2</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>9.634</twRouteDel><twTotDel>10.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.824</twSlack><twSrc BELType="FF">channel_4</twSrc><twDest BELType="FF">RAM_addr_rd_2</twDest><twTotPathDel>11.018</twTotPathDel><twClkSkew dest = "0.696" src = "0.723">0.027</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>channel_4</twSrc><twDest BELType='FF'>RAM_addr_rd_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X30Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>channel&lt;5&gt;</twComp><twBEL>channel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">3.605</twDelInfo><twComp>channel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_GND_1_o_equal_115_o</twComp><twBEL>GND_1_o_GND_1_o_equal_115_o&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.276</twDelInfo><twComp>GND_1_o_GND_1_o_equal_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MOSI_cmd_D&lt;15&gt;</twComp><twBEL>main_state__n3733_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>_n3733_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAM_addr_rd&lt;3&gt;</twComp><twBEL>RAM_addr_rd_2</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>9.572</twRouteDel><twTotDel>11.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (SLICE_X4Y81.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X4Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;6&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5 (SLICE_X4Y81.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X4Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;5&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X5Y83.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X5Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="142"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y32.CLKB" clockNet="dataclk"/><twPinLimit anchorID="144" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y18.CLKB" clockNet="dataclk"/><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y10.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="146" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.841</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>0.159</twSlack><twSrc BELType="PAD">okUHU&lt;15&gt;</twSrc><twDest BELType="FF">host/iob_regs[15].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;20&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;15&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;15&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okUHU&lt;15&gt;</twBEL><twBEL>host/iob_regs[15].iobf0/IBUF</twBEL><twBEL>ProtoComp833.IMUX.22</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;20&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.5</twBEL><twBEL>host/iob_regs[15].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[10].regin0 (ILOGIC_X2Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>0.181</twSlack><twSrc BELType="PAD">okUHU&lt;10&gt;</twSrc><twDest BELType="FF">host/iob_regs[10].regin0</twDest><twClkDel>2.812</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;15&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;10&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;10&gt;</twSrc><twDest BELType='FF'>host/iob_regs[10].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>W4.PAD</twSrcSite><twPathDel><twSite>W4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;10&gt;</twComp><twBEL>okUHU&lt;10&gt;</twBEL><twBEL>host/iob_regs[10].iobf0/IBUF</twBEL><twBEL>ProtoComp833.IMUX.17</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X2Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;15&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC</twBEL><twBEL>host/iob_regs[10].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[10].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>2.812</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[12].regin0 (ILOGIC_X7Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMaxDelay"><twSlack>0.181</twSlack><twSrc BELType="PAD">okUHU&lt;12&gt;</twSrc><twDest BELType="FF">host/iob_regs[12].regin0</twDest><twClkDel>2.812</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;17&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;12&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;12&gt;</twSrc><twDest BELType='FF'>host/iob_regs[12].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA6.PAD</twSrcSite><twPathDel><twSite>AA6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>okUHU&lt;12&gt;</twBEL><twBEL>host/iob_regs[12].iobf0/IBUF</twBEL><twBEL>ProtoComp833.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X7Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;17&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.2</twBEL><twBEL>host/iob_regs[12].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[12].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>2.812</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>2.147</twSlack><twSrc BELType="PAD">okUHU&lt;3&gt;</twSrc><twDest BELType="FF">host/iob_regs[3].regin0</twDest><twClkDel>1.863</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;8&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;3&gt;</twSrc><twDest BELType='FF'>host/iob_regs[3].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>okUHU&lt;3&gt;</twBEL><twBEL>host/iob_regs[3].iobf0/IBUF</twBEL><twBEL>ProtoComp833.IMUX.28</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/iobf0_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;8&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.13</twBEL><twBEL>host/iob_regs[3].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[3].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.235</twRouteDel><twTotDel>1.863</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[13].regin0 (ILOGIC_X21Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twSlack>2.148</twSlack><twSrc BELType="PAD">okUHU&lt;13&gt;</twSrc><twDest BELType="FF">host/iob_regs[13].regin0</twDest><twClkDel>1.862</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;18&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;13&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;13&gt;</twSrc><twDest BELType='FF'>host/iob_regs[13].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U13.PAD</twSrcSite><twPathDel><twSite>U13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;13&gt;</twComp><twBEL>okUHU&lt;13&gt;</twBEL><twBEL>host/iob_regs[13].iobf0/IBUF</twBEL><twBEL>ProtoComp833.IMUX.20</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X21Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/iobf0_o&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X21Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;18&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.3</twBEL><twBEL>host/iob_regs[13].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[13].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X21Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.862</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[8].regin0 (ILOGIC_X8Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMinDelay"><twSlack>2.156</twSlack><twSrc BELType="PAD">okUHU&lt;8&gt;</twSrc><twDest BELType="FF">host/iob_regs[8].regin0</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;13&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;8&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;8&gt;</twSrc><twDest BELType='FF'>host/iob_regs[8].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y7.PAD</twSrcSite><twPathDel><twSite>Y7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;8&gt;</twComp><twBEL>okUHU&lt;8&gt;</twBEL><twBEL>host/iob_regs[8].iobf0/IBUF</twBEL><twBEL>ProtoComp833.IMUX.33</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>host/iobf0_o&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;13&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.18</twBEL><twBEL>host/iob_regs[8].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[8].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="159" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.141</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;17&gt; (AA10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffOut anchorID="161" twDataPathType="twDataPathMaxDelay"><twSlack>1.859</twSlack><twSrc BELType="FF">host/iob_regs[17].regout0</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.239</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>host/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[17].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>3.239</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[17].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;17&gt;</twComp><twBEL>host/iob_regs[17].regout0</twBEL></twPathDel><twPathDel><twSite>AA10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>host/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="162"><twConstOffOut anchorID="163" twDataPathType="twDataPathMaxDelay"><twSlack>2.240</twSlack><twSrc BELType="FF">host/iob_regs[17].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.239</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>host/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[17].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>3.239</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[17].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;17&gt;</twComp><twBEL>host/iob_regs[17].regvalid</twBEL></twPathDel><twPathDel><twSite>AA10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>host/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;30&gt; (Y5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffOut anchorID="165" twDataPathType="twDataPathMaxDelay"><twSlack>1.860</twSlack><twSrc BELType="FF">host/iob_regs[30].regout0</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>host/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[30].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[30].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;30&gt;</twComp><twBEL>host/iob_regs[30].regout0</twBEL></twPathDel><twPathDel><twSite>Y5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>host/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="166"><twConstOffOut anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>2.241</twSlack><twSrc BELType="FF">host/iob_regs[30].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>host/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[30].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[30].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;30&gt;</twComp><twBEL>host/iob_regs[30].regvalid</twBEL></twPathDel><twPathDel><twSite>Y5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>host/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;24&gt; (T10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffOut anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>1.860</twSlack><twSrc BELType="FF">host/iob_regs[24].regout0</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>host/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[24].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[24].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;24&gt;</twComp><twBEL>host/iob_regs[24].regout0</twBEL></twPathDel><twPathDel><twSite>T10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>host/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="170"><twConstOffOut anchorID="171" twDataPathType="twDataPathMaxDelay"><twSlack>2.241</twSlack><twSrc BELType="FF">host/iob_regs[24].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>host/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[24].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[24].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;24&gt;</twComp><twBEL>host/iob_regs[24].regvalid</twBEL></twPathDel><twPathDel><twSite>T10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>host/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffOut anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>1.872</twSlack><twSrc BELType="FF">host/iob_regs[15].regout0</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>host/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[15].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;15&gt;</twComp><twBEL>host/iob_regs[15].regout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>host/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="174"><twConstOffOut anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>1.764</twSlack><twSrc BELType="FF">host/iob_regs[15].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>host/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[15].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;15&gt;</twComp><twBEL>host/iob_regs[15].regvalid</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>host/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;25&gt; (Y17.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffOut anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>1.872</twSlack><twSrc BELType="FF">host/iob_regs[25].regout0</twSrc><twDest BELType="PAD">okUHU&lt;25&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;25&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>host/regout0_q&lt;25&gt;</twDataSrc><twDataDest>okUHU&lt;25&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;25&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[25].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[25].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;25&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X19Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X19Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;25&gt;</twComp><twBEL>host/iob_regs[25].regout0</twBEL></twPathDel><twPathDel><twSite>Y17.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>Y17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>host/iob_regs[25].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;25&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="178"><twConstOffOut anchorID="179" twDataPathType="twDataPathMinDelay"><twSlack>1.764</twSlack><twSrc BELType="FF">host/iob_regs[25].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;25&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;25&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>host/regout0_q&lt;25&gt;</twDataSrc><twDataDest>okUHU&lt;25&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;25&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[25].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[25].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;25&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X19Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X19Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;25&gt;</twComp><twBEL>host/iob_regs[25].regvalid</twBEL></twPathDel><twPathDel><twSite>Y17.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>Y17.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>host/iob_regs[25].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;25&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;23&gt; (T15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstOffOut anchorID="181" twDataPathType="twDataPathMinDelay"><twSlack>1.873</twSlack><twSrc BELType="FF">host/iob_regs[23].regout0</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>host/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[23].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[23].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;23&gt;</twComp><twBEL>host/iob_regs[23].regout0</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>host/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="182"><twConstOffOut anchorID="183" twDataPathType="twDataPathMinDelay"><twSlack>1.765</twSlack><twSrc BELType="FF">host/iob_regs[23].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>host/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[23].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[23].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;23&gt;</twComp><twBEL>host/iob_regs[23].regvalid</twBEL></twPathDel><twPathDel><twSite>T15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>host/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="184" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.141</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffOut anchorID="186" twDataPathType="twDataPathMaxDelay"><twSlack>1.859</twSlack><twSrc BELType="FF">host/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>3.239</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>3.239</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>host/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffOut anchorID="188" twDataPathType="twDataPathMaxDelay"><twSlack>1.860</twSlack><twSrc BELType="FF">host/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>host/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffOut anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>1.945</twSlack><twSrc BELType="FF">host/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.742</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.742</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>host/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstOffOut anchorID="192" twDataPathType="twDataPathMinDelay"><twSlack>1.946</twSlack><twSrc BELType="FF">host/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.743</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>1.743</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>host/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="193" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.820</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin0a (ILOGIC_X4Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>0.180</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">host/regctrlin0a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp840.IMUX.1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;1&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.6</twBEL><twBEL>host/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMaxDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">host/regctrlin2a</twDest><twClkDel>2.812</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp840.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;3&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.8</twBEL><twBEL>host/regctrlin2a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>2.812</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMaxDelay"><twSlack>0.289</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">host/regctrlin3a</twDest><twClkDel>2.789</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp840.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;4&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.9</twBEL><twBEL>host/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.637</twRouteDel><twTotDel>2.789</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin1a (ILOGIC_X4Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>0.127</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">host/regctrlin1a</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp840.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;2&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.7</twBEL><twBEL>host/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twSlack>0.148</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">host/regctrlin3a</twDest><twClkDel>1.862</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;4&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp840.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;4&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.9</twBEL><twBEL>host/regctrlin3a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.862</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstOffIn anchorID="205" twDataPathType="twDataPathMinDelay"><twSlack>0.186</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">host/regctrlin2a</twDest><twClkDel>1.885</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp840.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;3&gt;</twComp><twBEL>ProtoComp13.D2OFFBYP_SRC.8</twBEL><twBEL>host/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.933">okClk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp840.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>618</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.257</twRouteDel><twTotDel>1.885</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="206"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.96 ns HIGH 50%;" type="origin" depth="0" requirement="9.960" prefType="period" actual="5.340" actualRollup="9.645" errors="0" errorRollup="0" items="0" itemsRollup="48509"/><twConstRollup name="TS_host_dcm0_clk0" fullName="TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE         -0.93375 ns HIGH 50%;" type="child" depth="1" requirement="9.960" prefType="period" actual="9.645" actualRollup="N/A" errors="0" errorRollup="0" items="48509" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="207"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.994" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="208"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="5187.500" errors="0" errorRollup="9" items="0" itemsRollup="375726"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="11.056" actualRollup="N/A" errors="0" errorRollup="0" items="12837" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3         / 1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3320.000" actualRollup="N/A" errors="9" errorRollup="0" items="4315" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i_0" fullName="TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="11.576" actualRollup="N/A" errors="0" errorRollup="0" items="358574" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="209">1</twUnmetConstCnt><twDataSheet anchorID="210" twNameLen="15"><twSUH2ClkList anchorID="211" twDestWidth="9" twPhaseWidth="5"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.820</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.216</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.148</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.214</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.710</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.771</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.208</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.760</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.156</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.148</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.177</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.237</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="212" twDestWidth="9" twPhaseWidth="5"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "1.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "1.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "1.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "1.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "1.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.118" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "1.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.118" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "1.765" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "1.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "1.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "1.836" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "1.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "1.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "1.786" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.089" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "1.786" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.089" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "1.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "1.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "1.764" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "1.765" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "1.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "1.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.118" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "1.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "1.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.118" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "1.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.118" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "1.765" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "1.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "1.764" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "1.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.119" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "1.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "1.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "1.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "1.786" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.089" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.933" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="213" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>9.645</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="214" twDestWidth="8"><twDest>sys_clkn</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>11.576</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>11.576</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="215" twDestWidth="8"><twDest>sys_clkp</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>11.576</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>11.576</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="216" twDestWidth="9" twWorstWindow="1.694" twWorstSetup="1.841" twWorstHold="-0.147" twWorstSetupSlack="0.159" twWorstHoldSlack="2.147" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.252" twHoldSlack = "2.185" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.185</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.182" twHoldSlack = "2.214" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.214</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.221" twHoldSlack = "2.175" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.290" twHoldSlack = "2.147" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.710</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.220" twHoldSlack = "2.176" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.176</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.229" twHoldSlack = "2.208" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.771</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.208</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.251" twHoldSlack = "2.186" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.181" twHoldSlack = "2.215" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.240" twHoldSlack = "2.156" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.760</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.156</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.251" twHoldSlack = "2.186" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.181" twHoldSlack = "2.215" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.251" twHoldSlack = "2.186" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.181" twHoldSlack = "2.215" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.289" twHoldSlack = "2.148" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.148</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.219" twHoldSlack = "2.177" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.177</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.159" twHoldSlack = "2.237" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.237</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="217" twDestWidth="7" twWorstWindow="1.693" twWorstSetup="1.820" twWorstHold="-0.127" twWorstSetupSlack="0.180" twWorstHoldSlack="0.127" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.180" twHoldSlack = "0.216" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.820</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.216</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.310" twHoldSlack = "0.127" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.127</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.251" twHoldSlack = "0.186" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.289" twHoldSlack = "0.148" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.148</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="218" twDestWidth="9" twMinSlack="1.859" twMaxSlack="1.933" twRelSkew="0.074" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "6.091" twMaxDelayCrnr="f" twMinDelay = "1.788" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "6.091" twMaxDelayCrnr="f" twMinDelay = "1.788" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "6.118" twMaxDelayCrnr="f" twMinDelay = "1.815" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "6.118" twMaxDelayCrnr="f" twMinDelay = "1.815" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "6.068" twMaxDelayCrnr="f" twMinDelay = "1.765" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "6.090" twMaxDelayCrnr="f" twMinDelay = "1.787" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "6.090" twMaxDelayCrnr="f" twMinDelay = "1.787" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "6.139" twMaxDelayCrnr="f" twMinDelay = "1.836" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "6.090" twMaxDelayCrnr="f" twMinDelay = "1.787" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "6.090" twMaxDelayCrnr="f" twMinDelay = "1.787" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "6.089" twMaxDelayCrnr="f" twMinDelay = "1.786" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "6.089" twMaxDelayCrnr="f" twMinDelay = "1.786" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "6.117" twMaxDelayCrnr="f" twMinDelay = "1.814" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "6.117" twMaxDelayCrnr="f" twMinDelay = "1.814" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "6.067" twMaxDelayCrnr="f" twMinDelay = "1.764" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "6.068" twMaxDelayCrnr="f" twMinDelay = "1.765" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "6.141" twMaxDelayCrnr="f" twMinDelay = "1.838" twMinDelayCrnr="t" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "6.118" twMaxDelayCrnr="f" twMinDelay = "1.815" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "6.117" twMaxDelayCrnr="f" twMinDelay = "1.814" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "6.118" twMaxDelayCrnr="f" twMinDelay = "1.815" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "6.118" twMaxDelayCrnr="f" twMinDelay = "1.815" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "6.068" twMaxDelayCrnr="f" twMinDelay = "1.765" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "6.140" twMaxDelayCrnr="f" twMinDelay = "1.837" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "6.067" twMaxDelayCrnr="f" twMinDelay = "1.764" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "6.119" twMaxDelayCrnr="f" twMinDelay = "1.816" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "6.117" twMaxDelayCrnr="f" twMinDelay = "1.814" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "6.140" twMaxDelayCrnr="f" twMinDelay = "1.837" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "6.140" twMaxDelayCrnr="f" twMinDelay = "1.837" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "6.089" twMaxDelayCrnr="f" twMinDelay = "1.786" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="219" twDestWidth="7" twMinSlack="1.859" twMaxSlack="1.860" twRelSkew="0.001" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "6.141" twMaxDelayCrnr="f" twMinDelay = "1.946" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "6.140" twMaxDelayCrnr="f" twMinDelay = "1.945" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="220"><twErrCnt>9</twErrCnt><twScore>91454</twScore><twSetupScore>91454</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>424321</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37625</twConnCnt></twConstCov><twStats anchorID="221"><twMinPer>3320.000</twMinPer><twFootnote number="1" /><twMaxFreq>0.301</twMaxFreq><twMinInBeforeClk>1.841</twMinInBeforeClk><twMinOutAfterClk>6.141</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Oct 18 15:51:26 2013 </twTimestamp></twFoot><twClientInfo anchorID="222"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 582 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
