#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Thu May 22 20:48:54 2025
# Process ID         : 74385
# Current directory  : /home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.runs/synth_1
# Command line       : vivado -log BancoInterfaz8088.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BancoInterfaz8088.tcl
# Log file           : /home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.runs/synth_1/BancoInterfaz8088.vds
# Journal file       : /home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.runs/synth_1/vivado.jou
# Running On         : Quillo-Thinkpad
# Platform           : Fedora
# Operating System   : Fedora Linux 42 (KDE Plasma Desktop Edition)
# Processor Detail   : Intel(R) Core(TM) i7-8550U CPU @ 1.80GHz
# CPU Frequency      : 2399.693 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8067 MB
# Swap memory        : 8066 MB
# Total Virtual      : 16134 MB
# Available Virtual  : 5367 MB
#-----------------------------------------------------------
source BancoInterfaz8088.tcl -notrace
Command: synth_design -top BancoInterfaz8088 -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74413
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.125 ; gain = 286.852 ; free physical = 172 ; free virtual = 4024
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BancoInterfaz8088' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BancoInterfaz.v:22]
INFO: [Synth 8-6157] synthesizing module 'BancodeRegistrosSegmento' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/BancodeRegistrosSegmento.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegistroCS' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroCS.v:24]
INFO: [Synth 8-6157] synthesizing module 'Registro16bitsEna' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v:22]
	Parameter RESET_VALUE bound to: 16'b1111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Registro16bitsEna' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegistroCS' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroCS.v:24]
INFO: [Synth 8-6157] synthesizing module 'RegistroDS' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroDS.v:22]
INFO: [Synth 8-6157] synthesizing module 'Registro16bitsEna__parameterized0' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v:22]
	Parameter RESET_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Registro16bitsEna__parameterized0' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegistroDS' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroDS.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegistroES' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroES.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegistroES' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroES.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegistroSS' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroSS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegistroSS' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/RegistroSS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BancodeRegistrosSegmento' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/BancodeRegistrosSegmento.v:23]
INFO: [Synth 8-6157] synthesizing module 'GenDir' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/GenDir.v:22]
INFO: [Synth 8-6157] synthesizing module 'Multiplexor6a1de16bits' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor6a1de16bits.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexor6a1de16bits' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor6a1de16bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sumador16bits' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Sumadorde16bits.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Sumador16bits' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Sumadorde16bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplexor4a1de16bits' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v:1]
INFO: [Synth 8-226] default block is never used [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexor4a1de16bits' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GenDir' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/GenDir.v:22]
INFO: [Synth 8-6157] synthesizing module 'BufINOUT' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufINOUT.v:21]
INFO: [Synth 8-6157] synthesizing module 'BusControl' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/BusControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BusControl' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/new/BusControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registro8bitsEna' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Registro8BitsEna.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Registro8bitsEna' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Registro8BitsEna.v:22]
INFO: [Synth 8-6157] synthesizing module 'BufferTri8bits' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufferTri8bits.v:21]
INFO: [Synth 8-6155] done synthesizing module 'BufferTri8bits' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufferTri8bits.v:21]
INFO: [Synth 8-6155] done synthesizing module 'BufINOUT' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufINOUT.v:21]
INFO: [Synth 8-6157] synthesizing module 'queue' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/queue.v:3]
INFO: [Synth 8-6155] done synthesizing module 'queue' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/queue.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegistroIP' [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/RegistroIP.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegistroIP' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/RegistroIP.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BancoInterfaz8088' (0#1) [/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BancoInterfaz.v:22]
WARNING: [Synth 8-7129] Port IOM in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALE in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMI in module BancoInterfaz8088 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1971.094 ; gain = 358.820 ; free physical = 132 ; free virtual = 3867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1988.906 ; gain = 376.633 ; free physical = 137 ; free virtual = 3873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1996.910 ; gain = 384.637 ; free physical = 137 ; free virtual = 3874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2004.918 ; gain = 392.645 ; free physical = 142 ; free virtual = 3869
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port IOM in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALE in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMI in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M2_SEL[2] in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M2_SEL[1] in module BancoInterfaz8088 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M2_SEL[0] in module BancoInterfaz8088 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2160.707 ; gain = 548.434 ; free physical = 150 ; free virtual = 3646
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2160.707 ; gain = 548.434 ; free physical = 365 ; free virtual = 3631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2160.707 ; gain = 548.434 ; free physical = 363 ; free virtual = 3630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 172 ; free virtual = 3449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 172 ; free virtual = 3449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 171 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 171 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 171 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 171 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT2   |     6|
|4     |LUT3   |    18|
|5     |LUT4   |    12|
|6     |LUT6   |    48|
|7     |FDCE   |    98|
|8     |FDPE   |     9|
|9     |IBUF   |   187|
|10    |IOBUF  |     8|
|11    |OBUF   |    54|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+------------------------------------+------+
|      |Instance                |Module                              |Cells |
+------+------------------------+------------------------------------+------+
|1     |top                     |                                    |   450|
|2     |  buffer_datos          |BufINOUT                            |     9|
|3     |    registro            |Registro8bitsEna_5                  |     9|
|4     |  cola_instrucciones    |queue                               |    34|
|5     |    R1                  |Registro8bitsEna                    |     8|
|6     |    R2                  |Registro8bitsEna_2                  |     8|
|7     |    R3                  |Registro8bitsEna_3                  |     8|
|8     |    R4                  |Registro8bitsEna_4                  |     9|
|9     |  generador_direcciones |GenDir                              |    40|
|10    |    suma_offset         |Sumador16bits                       |    40|
|11    |  reg_segmentos         |BancodeRegistrosSegmento            |   113|
|12    |    u_registro_cs       |RegistroCS                          |    16|
|13    |      u_registro        |Registro16bitsEna                   |    16|
|14    |    u_registro_ds       |RegistroDS                          |    65|
|15    |      u_registro        |Registro16bitsEna__parameterized0_1 |    65|
|16    |    u_registro_es       |RegistroES                          |    16|
|17    |      u_registro        |Registro16bitsEna__parameterized0_0 |    16|
|18    |    u_registro_ss       |RegistroSS                          |    16|
|19    |      u_registro        |Registro16bitsEna__parameterized0   |    16|
+------+------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 171 ; free virtual = 3449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.520 ; gain = 694.246 ; free physical = 166 ; free virtual = 3451
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.527 ; gain = 694.246 ; free physical = 152 ; free virtual = 3440
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.395 ; gain = 0.000 ; free physical = 306 ; free virtual = 3615
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.922 ; gain = 0.000 ; free physical = 162 ; free virtual = 3495
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete | Checksum: 47d34f63
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2474.922 ; gain = 862.660 ; free physical = 153 ; free virtual = 3490
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1426.769; main = 1426.769; forked = 306.090
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3760.262; main = 2474.926; forked = 1567.551
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.934 ; gain = 0.000 ; free physical = 166 ; free virtual = 3506
INFO: [Common 17-1381] The checkpoint '/home/alfaquillo/Documentos/Vivado/interfaz_de_memoria1/Interfaz_de_memoria.runs/synth_1/BancoInterfaz8088.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file BancoInterfaz8088_utilization_synth.rpt -pb BancoInterfaz8088_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 20:49:33 2025...
