#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug 31 16:34:40 2025
# Process ID: 18616
# Current directory: C:/Users/TO0009NG/SC3050_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20264 C:\Users\TO0009NG\SC3050_lab1\SC3050_lab1.xpr
# Log file: C:/Users/TO0009NG/SC3050_lab1/vivado.log
# Journal file: C:/Users/TO0009NG/SC3050_lab1\vivado.jou
# Running On: HZ-009, OS: Windows, CPU Frequency: 1995 MHz, CPU Physical cores: 6, Host memory: 17178 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.488 ; gain = 299.586
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 3
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Aug 31 16:36:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
INFO: [Device 21-403] Loading part xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1666.883 ; gain = 548.145
file mkdir C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v w ]
add_files -fileset sim_1 C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v
update_compile_order -fileset sim_1
set_property top adder_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2055.289 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_behav -key {Behavioral:sim_1:Functional:adder_test} -tclbatch {adder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2099.844 ; gain = 29.730
report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 16:59:09 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : adder
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.440ns  (logic 4.141ns (76.119%)  route 1.299ns (23.881%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.483    b_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.328 r  out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     2.973    out_OBUF[7]
                         OBUF (Prop_obuf_I_O)         2.467     5.440 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.440    out[7]
                                                                      r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/adder.dcp to C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:04:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2163.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_behav -key {Behavioral:sim_1:Functional:adder_test} -tclbatch {adder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2163.691 ; gain = 0.000
report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:08:13 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : adder
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 4.337ns (76.949%)  route 1.299ns (23.051%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.483    b_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.524 r  out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     3.169    out_OBUF[15]
                         OBUF (Prop_obuf_I_O)         2.467     5.636 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.636    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/adder.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:12:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2171.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:15:10 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : adder
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 4.729ns (78.448%)  route 1.299ns (21.552%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.483    b_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.347 r  out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    out_OBUF[15]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.445 r  out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.445    out_OBUF[19]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.543 r  out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    out_OBUF[23]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.641 r  out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.641    out_OBUF[27]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.916 r  out_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     3.561    out_OBUF[31]
                         OBUF (Prop_obuf_I_O)         2.467     6.028 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.028    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------




close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2197.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_behav -key {Behavioral:sim_1:Functional:adder_test} -tclbatch {adder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2198.570 ; gain = 1.332
report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:16:22 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : adder
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 4.729ns (78.448%)  route 1.299ns (21.552%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.483    b_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.347 r  out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    out_OBUF[15]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.445 r  out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.445    out_OBUF[19]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.543 r  out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    out_OBUF[23]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.641 r  out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.641    out_OBUF[27]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.916 r  out_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     3.561    out_OBUF[31]
                         OBUF (Prop_obuf_I_O)         2.467     6.028 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.028    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/adder.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:18:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2200.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2200.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_behav -key {Behavioral:sim_1:Functional:adder_test} -tclbatch {adder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.469 ; gain = 0.000
report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:21:13 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : adder
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            out[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.513ns (80.929%)  route 1.299ns (19.071%))
  Logic Levels:           19  (CARRY4=16 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.483    b_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.347 r  out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    out_OBUF[15]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.445 r  out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.445    out_OBUF[19]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.543 r  out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    out_OBUF[23]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.641 r  out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.641    out_OBUF[27]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.739 r  out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.739    out_OBUF[31]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.837 r  out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.837    out_OBUF[35]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.935 r  out_OBUF[39]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.935    out_OBUF[39]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.033 r  out_OBUF[43]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.033    out_OBUF[43]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.131 r  out_OBUF[47]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.131    out_OBUF[47]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.229 r  out_OBUF[51]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.229    out_OBUF[51]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.327 r  out_OBUF[55]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.327    out_OBUF[55]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.425 r  out_OBUF[59]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.425    out_OBUF[59]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     3.700 r  out_OBUF[63]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     4.345    out_OBUF[63]
                         OBUF (Prop_obuf_I_O)         2.467     6.812 r  out_OBUF[63]_inst/O
                         net (fo=0)                   0.000     6.812    out[63]
                                                                      r  out[63] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/adder.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:24:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:27:23 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : adder
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 4.729ns (78.448%)  route 1.299ns (21.552%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.483    b_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.347 r  out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    out_OBUF[15]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.445 r  out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.445    out_OBUF[19]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.543 r  out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    out_OBUF[23]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.641 r  out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.641    out_OBUF[27]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.916 r  out_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     3.561    out_OBUF[31]
                         OBUF (Prop_obuf_I_O)         2.467     6.028 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.028    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------




set_property top multiplier [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/multiplier_test.v w ]
add_files -fileset sim_1 C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/multiplier_test.v
update_compile_order -fileset sim_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/adder.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

set_property top multiplier_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 3
[Sun Aug 31 17:35:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/sim_1/new/multiplier_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_test
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_test_behav xil_defaultlib.multiplier_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_test_behav xil_defaultlib.multiplier_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TO0009NG/Lab1_codes/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_test_behav -key {Behavioral:sim_1:Functional:multiplier_test} -tclbatch {multiplier_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2235.535 ; gain = 0.000
report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:41:21 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : multiplier
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.656ns (64.953%)  route 2.512ns (35.047%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[2]_inst/O
                         net (fo=12, unplaced)        0.646     1.483    b_IBUF[2]
                         LUT2 (Prop_lut2_I1_O)        0.105     1.588 r  out_OBUF[1]_inst_i_9/O
                         net (fo=1, unplaced)         0.347     1.935    out_OBUF[1]_inst_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.040 r  out_OBUF[1]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     2.040    out_OBUF[1]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.372 r  out_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.380    out_OBUF[1]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.655 r  out_OBUF[5]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.174    out_OBUF[5]_inst_i_2_n_4
                         LUT6 (Prop_lut6_I1_O)        0.250     3.424 r  out_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.347     3.771    out_OBUF[7]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.876 r  out_OBUF[7]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     3.876    out_OBUF[7]_inst_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     4.063 r  out_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.646     4.708    out_OBUF[7]
                         OBUF (Prop_obuf_I_O)         2.460     7.168 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.168    out[7]
                                                                      r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/multiplier.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:43:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2235.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:45:09 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : multiplier
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.128ns  (logic 5.900ns (64.635%)  route 3.228ns (35.365%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[4]_inst/O
                         net (fo=22, unplaced)        0.646     1.483    b_IBUF[4]
                         LUT6 (Prop_lut6_I5_O)        0.105     1.588 r  out_OBUF[5]_inst_i_20/O
                         net (fo=2, unplaced)         0.358     1.946    out_OBUF[5]_inst_i_20_n_0
                         LUT5 (Prop_lut5_I0_O)        0.105     2.051 r  out_OBUF[5]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     2.051    out_OBUF[5]_inst_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.383 r  out_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, unplaced)         0.008     2.391    out_OBUF[5]_inst_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     2.668 r  out_OBUF[14]_inst_i_42/O[1]
                         net (fo=1, unplaced)         0.472     3.140    out_OBUF[14]_inst_i_42_n_6
                         LUT2 (Prop_lut2_I1_O)        0.245     3.385 r  out_OBUF[14]_inst_i_34/O
                         net (fo=1, unplaced)         0.000     3.385    out_OBUF[14]_inst_i_34_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.842 r  out_OBUF[14]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.842    out_OBUF[14]_inst_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.056 r  out_OBUF[15]_inst_i_6/O[2]
                         net (fo=2, unplaced)         0.360     4.416    out_OBUF[15]_inst_i_6_n_5
                         LUT6 (Prop_lut6_I0_O)        0.244     4.660 r  out_OBUF[14]_inst_i_12/O
                         net (fo=4, unplaced)         0.371     5.031    out_OBUF[14]_inst_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     5.136 r  out_OBUF[14]_inst_i_3/O
                         net (fo=1, unplaced)         0.368     5.504    out_OBUF[14]_inst_i_3_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     5.833 r  out_OBUF[14]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.833    out_OBUF[14]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     6.024 r  out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.646     6.669    out_OBUF[15]
                         OBUF (Prop_obuf_I_O)         2.459     9.128 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.128    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/multiplier.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:46:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2256.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:48:50 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : multiplier
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 6.088ns (59.551%)  route 4.135ns (40.449%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT3=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  a_IBUF[2]_inst/O
                         net (fo=50, unplaced)        0.646     1.483    a_IBUF[2]
                         LUT6 (Prop_lut6_I5_O)        0.105     1.588 r  out_OBUF[19]_inst_i_54/O
                         net (fo=2, unplaced)         0.548     2.136    out_OBUF[19]_inst_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.554 r  out_OBUF[19]_inst_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     2.554    out_OBUF[19]_inst_i_49_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.652 r  out_OBUF[23]_inst_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.652    out_OBUF[23]_inst_i_45_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     2.929 r  out_OBUF[27]_inst_i_56/O[1]
                         net (fo=3, unplaced)         0.490     3.419    out_OBUF[27]_inst_i_56_n_6
                         LUT3 (Prop_lut3_I2_O)        0.245     3.664 r  out_OBUF[27]_inst_i_39/O
                         net (fo=1, unplaced)         0.537     4.201    out_OBUF[27]_inst_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.619 r  out_OBUF[27]_inst_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     4.619    out_OBUF[27]_inst_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     4.894 r  out_OBUF[31]_inst_i_18/O[3]
                         net (fo=3, unplaced)         0.537     5.431    out_OBUF[31]_inst_i_18_n_4
                         LUT3 (Prop_lut3_I2_O)        0.250     5.681 r  out_OBUF[27]_inst_i_10/O
                         net (fo=3, unplaced)         0.365     6.046    out_OBUF[27]_inst_i_10_n_0
                         LUT5 (Prop_lut5_I4_O)        0.105     6.151 r  out_OBUF[27]_inst_i_2/O
                         net (fo=1, unplaced)         0.367     6.518    out_OBUF[27]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.836 r  out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.836    out_OBUF[27]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     7.111 r  out_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.646     7.756    out_OBUF[31]
                         OBUF (Prop_obuf_I_O)         2.467    10.223 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.223    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/multiplier.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Aug 31 17:50:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2278.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'multiplier' is not ideal for floorplanning, since the cellview 'multiplier' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2278.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 17:53:41 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : multiplier
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[21]
                            (input port)
  Destination:            out[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.643ns  (logic 7.837ns (61.986%)  route 4.806ns (38.014%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[21] (IN)
                         net (fo=0)                   0.000     0.000    b[21]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  b_IBUF[21]_inst/O
                         net (fo=81, unplaced)        0.646     1.483    b_IBUF[21]
                         LUT6 (Prop_lut6_I5_O)        0.105     1.588 r  out_OBUF[28]_inst_i_55/O
                         net (fo=2, unplaced)         0.548     2.136    out_OBUF[28]_inst_i_55_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.554 r  out_OBUF[28]_inst_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     2.554    out_OBUF[28]_inst_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.652 r  out_OBUF[40]_inst_i_85/CO[3]
                         net (fo=1, unplaced)         0.000     2.652    out_OBUF[40]_inst_i_85_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.750 r  out_OBUF[44]_inst_i_101/CO[3]
                         net (fo=1, unplaced)         0.000     2.750    out_OBUF[44]_inst_i_101_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.848 r  out_OBUF[48]_inst_i_111/CO[3]
                         net (fo=1, unplaced)         0.000     2.848    out_OBUF[48]_inst_i_111_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.946 r  out_OBUF[52]_inst_i_104/CO[3]
                         net (fo=1, unplaced)         0.000     2.946    out_OBUF[52]_inst_i_104_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     3.137 r  out_OBUF[56]_inst_i_150/O[0]
                         net (fo=2, unplaced)         0.610     3.747    out_OBUF[56]_inst_i_150_n_7
                         LUT3 (Prop_lut3_I0_O)        0.260     4.007 r  out_OBUF[52]_inst_i_69/O
                         net (fo=2, unplaced)         0.383     4.390    out_OBUF[52]_inst_i_69_n_0
                         LUT4 (Prop_lut4_I3_O)        0.268     4.658 r  out_OBUF[52]_inst_i_73/O
                         net (fo=1, unplaced)         0.000     4.658    out_OBUF[52]_inst_i_73_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.990 r  out_OBUF[52]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    out_OBUF[52]_inst_i_42_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     5.265 r  out_OBUF[56]_inst_i_62/O[3]
                         net (fo=2, unplaced)         0.530     5.795    out_OBUF[56]_inst_i_62_n_4
                         LUT3 (Prop_lut3_I1_O)        0.253     6.048 r  out_OBUF[56]_inst_i_40/O
                         net (fo=2, unplaced)         0.238     6.286    out_OBUF[56]_inst_i_40_n_0
                         LUT4 (Prop_lut4_I3_O)        0.275     6.561 r  out_OBUF[56]_inst_i_44/O
                         net (fo=1, unplaced)         0.000     6.561    out_OBUF[56]_inst_i_44_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.893 r  out_OBUF[56]_inst_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.893    out_OBUF[56]_inst_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.170 r  out_OBUF[60]_inst_i_14/O[1]
                         net (fo=3, unplaced)         0.490     7.660    out_OBUF[60]_inst_i_14_n_6
                         LUT4 (Prop_lut4_I1_O)        0.245     7.905 r  out_OBUF[56]_inst_i_14/O
                         net (fo=2, unplaced)         0.358     8.263    out_OBUF[56]_inst_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.105     8.368 r  out_OBUF[56]_inst_i_3/O
                         net (fo=2, unplaced)         0.358     8.726    out_OBUF[56]_inst_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105     8.831 r  out_OBUF[56]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     8.831    out_OBUF[56]_inst_i_7_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.163 r  out_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.163    out_OBUF[56]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.261 r  out_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.261    out_OBUF[60]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     9.538 r  out_OBUF[63]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.646    10.183    out_OBUF[62]
                         OBUF (Prop_obuf_I_O)         2.460    12.643 r  out_OBUF[62]_inst/O
                         net (fo=0)                   0.000    12.643    out[62]
                                                                      r  out[62] (OUT)
  -------------------------------------------------------------------    -------------------




close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 17:57:51 2025...
