# Artix-7-OV7670-fpga-parallel-camera

This is a renew revision of OV7670 Camera Demonstration from ALINX.

## If this project is constructive, welcome to donate a drink to PayPal.

<img src="https://github.com/briansune/FPGA-Camera-MIPI-DVP-Verilog/assets/29487339/75ccc568-4f17-48a1-b2af-20211f98896c" style="height:20%; width:20%">

# A cheap and verified OV7670: <a href="https://item.taobao.com/item.htm?_u=m10quk0kd6a7&id=602788335591&spm=a1z09.2.0.0.3f292e8dX3NAdv" target="_blank">Camera Supplier</a>

<img src="https://github.com/briansune/Artix-7-Parallel-OV7670/assets/29487339/fa9de345-1e4f-4549-91ef-678cc829abff" style="height:35%; width:35%">

# If you need the EVB - Email me

<img src="https://github.com/briansune/Artix-7-Parallel-OV7670/assets/29487339/59b86a93-ca06-4295-bfe1-08f51fe69756" style="height:35%; width:35%">

### The EVB uses 1.8V VCore, 2.8V DVDD, and 3V3 IO. This is aligned with the ALINX board hw specifications.

<img src="https://github.com/briansune/Artix-7-Parallel-OV7670/assets/29487339/8e77e223-4b74-4d09-87d6-61d446ab2fab" style="height:35%; width:35%">

# Hardware Setup - OV7670 (EVB OV7670)

<img src="https://github.com/briansune/Artix-7-Parallel-OV7670/assets/29487339/8cb8a122-6e4e-4244-97c9-5d9b172ed455" style="height:45%; width:45%">

## Preview

| Resolution | Preview |
|:---------------:|:----------------------------------------------------------------:|
| VGA - 640x480 | <img src="https://github.com/briansune/Artix-7-Parallel-OV7670/assets/29487339/dd54b935-822c-41b6-b494-97916fca763f" style="height:45%; width:45%"> |

# Vivado Resources

<img src="https://github.com/briansune/Artix-7-Parallel-OV7670/assets/29487339/2159cbbb-7169-4274-882f-3518c19db3c0">

The timing of one node is not met but this is normal as cross-clock-domain ignore is not set in XDC which can be include or use CDC library to remove such warning.
