Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 15863
gpu_sim_insn = 45318
gpu_ipc =       2.8568
gpu_tot_sim_cycle = 15863
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.8568
gpu_tot_issued_cta = 8
gpu_occupancy = 12.9098% 
gpu_tot_occupancy = 12.9098% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0103
partiton_level_parallism_total  =       0.0103
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3946 GB/Sec
L2_BW_total  =       0.3946 GB/Sec
gpu_total_sim_rate=15106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:538	W0_Idle:32403	W0_Scoreboard:31060	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 649 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 2 
averagemflatency = 594 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:54 	0 	8 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	0 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/34 = 4.176471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         687       640    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         690       642    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         701       701    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         705       642    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         760       642    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         705       700    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         640       642    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         643       642    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         643       642    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         737       686    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         701       642    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         690       759    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         643       686    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         647       686    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         643       701    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         705       686    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92530 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=556 dram_eff=0.01799
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000108 
total_CMD = 92542 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92343 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92530 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92303 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=423 dram_eff=0.01891
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218487
Bank_Level_Parallism_Col = 1.215190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215190 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92304 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=423 dram_eff=0.01891
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218487
Bank_Level_Parallism_Col = 1.215190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215190 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92304 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92529 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=799 dram_eff=0.01252
bk0: 1a 92443i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312081
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000108 
total_CMD = 92542 
util_bw = 10 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 92244 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92529 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92303 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92530 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=597 dram_eff=0.01675
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000108 
total_CMD = 92542 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92302 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92530 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92303 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92528 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001189
n_activity=886 dram_eff=0.01242
bk0: 2a 92443i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311037
Bank_Level_Parallism_Col = 1.309764
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309764 

BW Util details:
bwutil = 0.000119 
total_CMD = 92542 
util_bw = 11 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 92243 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92528 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92303 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393335
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 92303 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00489507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 15863
Req_Network_injected_packets_per_cycle =       0.0103 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 15863
Reply_Network_injected_packets_per_cycle =        0.0103
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 15106 (inst/sec)
gpgpu_simulation_rate = 5287 (cycle/sec)
gpgpu_silicon_slowdown = 226971x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5488
gpu_sim_insn = 49292
gpu_ipc =       8.9818
gpu_tot_sim_cycle = 21351
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.4312
gpu_tot_issued_cta = 16
gpu_occupancy = 26.6000% 
gpu_tot_occupancy = 17.1016% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0306
partiton_level_parallism_total  =       0.0155
partiton_level_parallism_util =       3.6522
partiton_level_parallism_util_total  =       3.4124
L2_BW  =       1.1755 GB/Sec
L2_BW_total  =       0.5953 GB/Sec
gpu_total_sim_rate=23652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1199	W0_Idle:38498	W0_Scoreboard:51618	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 649 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 589 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 4 
mrq_lat_table:182 	0 	8 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	0 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/34 = 7.941176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         687       661    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         689       635    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         723       723    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         726       635    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         753       636    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         726       665    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         661       636    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         663       635    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         636       636    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         741       687    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         665       636    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       752    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         928       687    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         638       739    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         636       723    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         668       739    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124540 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=812 dram_eff=0.02217
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 9a 124415i bk5: 9a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422727
Bank_Level_Parallism_Col = 1.420091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420091 

BW Util details:
bwutil = 0.000145 
total_CMD = 124560 
util_bw = 18 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 124340 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124540 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124541 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001365
n_activity=812 dram_eff=0.02094
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 9a 124393i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000136 
total_CMD = 124560 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124278 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124541 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=638 dram_eff=0.02508
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124415i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 124342 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=725 dram_eff=0.02207
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124393i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185053
Bank_Level_Parallism_Col = 1.182143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182143 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124279 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=638 dram_eff=0.02508
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124415i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 124342 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=725 dram_eff=0.02207
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124393i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185053
Bank_Level_Parallism_Col = 1.182143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182143 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124279 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124539 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=1055 dram_eff=0.01706
bk0: 1a 124461i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 9a 124415i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291536
Bank_Level_Parallism_Col = 1.290221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290221 

BW Util details:
bwutil = 0.000145 
total_CMD = 124560 
util_bw = 18 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 124241 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124539 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124541 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001365
n_activity=812 dram_eff=0.02094
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 9a 124393i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000136 
total_CMD = 124560 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124278 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124541 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=638 dram_eff=0.02508
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124415i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 124342 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124540 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=899 dram_eff=0.02002
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 9a 124393i bk5: 9a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183746
Bank_Level_Parallism_Col = 1.180851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180851 

BW Util details:
bwutil = 0.000145 
total_CMD = 124560 
util_bw = 18 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124277 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124540 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=638 dram_eff=0.02508
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124415i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 124342 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124541 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001365
n_activity=812 dram_eff=0.02094
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 9a 124393i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000136 
total_CMD = 124560 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124278 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124541 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124538 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001525
n_activity=1142 dram_eff=0.01664
bk0: 2a 124461i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124415i bk5: 9a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290625
Bank_Level_Parallism_Col = 1.289308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289308 

BW Util details:
bwutil = 0.000153 
total_CMD = 124560 
util_bw = 19 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 124240 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124538 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124541 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001365
n_activity=812 dram_eff=0.02094
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124393i bk5: 9a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000136 
total_CMD = 124560 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124278 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124541 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124542 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001285
n_activity=638 dram_eff=0.02508
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124415i bk5: 8a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000128 
total_CMD = 124560 
util_bw = 16 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 124342 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292229
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124560 n_nop=124541 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001365
n_activity=812 dram_eff=0.02094
bk0: 0a 124560i bk1: 0a 124560i bk2: 0a 124560i bk3: 0a 124560i bk4: 8a 124393i bk5: 9a 124410i bk6: 0a 124560i bk7: 0a 124560i bk8: 0a 124560i bk9: 0a 124560i bk10: 0a 124560i bk11: 0a 124560i bk12: 0a 124560i bk13: 0a 124560i bk14: 0a 124560i bk15: 0a 124560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000136 
total_CMD = 124560 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 124278 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124560 
n_nop = 124541 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 10, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.8792
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 21351
Req_Network_injected_packets_per_cycle =       0.0155 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0103
Req_Bank_Level_Parallism =       3.4124
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 21351
Reply_Network_injected_packets_per_cycle =        0.0155
Reply_Network_conflicts_per_cycle =        0.0004
Reply_Network_conflicts_per_cycle_util =       0.0825
Reply_Bank_Level_Parallism =       3.4124
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 23652 (inst/sec)
gpgpu_simulation_rate = 5337 (cycle/sec)
gpgpu_silicon_slowdown = 224845x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14178
gpu_sim_insn = 46816
gpu_ipc =       3.3020
gpu_tot_sim_cycle = 35529
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.9806
gpu_tot_issued_cta = 24
gpu_occupancy = 4.5139% 
gpu_tot_occupancy = 8.5533% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0254
partiton_level_parallism_total  =       0.0194
partiton_level_parallism_util =       1.5254
partiton_level_parallism_util_total  =       2.0751
L2_BW  =       0.9750 GB/Sec
L2_BW_total  =       0.7468 GB/Sec
gpu_total_sim_rate=20203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1872	W0_Idle:166009	W0_Scoreboard:120500	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 649 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 440 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:264 	0 	9 	57 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	0 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	17 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5425         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9656         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5436         0      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6155         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        646       646    none         646       889       798    none      none      none      none      none      none      none      none      none      none  
dram[1]:        638    none      none      none         811       761    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         987       921    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         923       821    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         887       870    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       894       795    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         985       751    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         847       985    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         870       892    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         976       825    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       751       889    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         845       889    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none        1032       868    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         636    none         824       999    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         957       999    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         827       889    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207248 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001158
n_activity=1734 dram_eff=0.01384
bk0: 1a 207178i bk1: 1a 207178i bk2: 0a 207277i bk3: 1a 207178i bk4: 11a 207132i bk5: 10a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262295
Bank_Level_Parallism_Col = 1.259794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259794 

BW Util details:
bwutil = 0.000116 
total_CMD = 207277 
util_bw = 24 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 206789 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207248 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207249 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001206
n_activity=1659 dram_eff=0.01507
bk0: 2a 207178i bk1: 0a 207277i bk2: 0a 207277i bk3: 0a 207277i bk4: 12a 207110i bk5: 11a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133676
Bank_Level_Parallism_Col = 1.131783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131783 

BW Util details:
bwutil = 0.000121 
total_CMD = 207277 
util_bw = 25 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 206888 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207249 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218548
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207256 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.684e-05
n_activity=1055 dram_eff=0.01706
bk0: 0a 207277i bk1: 1a 207178i bk2: 0a 207277i bk3: 0a 207277i bk4: 8a 207132i bk5: 9a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291536
Bank_Level_Parallism_Col = 1.290221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290221 

BW Util details:
bwutil = 0.000087 
total_CMD = 207277 
util_bw = 18 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 206958 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207256 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207252 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001061
n_activity=1420 dram_eff=0.01549
bk0: 0a 207277i bk1: 0a 207277i bk2: 3a 207178i bk3: 0a 207277i bk4: 9a 207110i bk5: 10a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134715
Bank_Level_Parallism_Col = 1.132812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132812 

BW Util details:
bwutil = 0.000106 
total_CMD = 207277 
util_bw = 22 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 206891 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207252 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218548
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207250 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=1733 dram_eff=0.01327
bk0: 1a 207178i bk1: 2a 207178i bk2: 0a 207277i bk3: 0a 207277i bk4: 12a 207132i bk5: 8a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219858
Bank_Level_Parallism_Col = 1.219048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219048 

BW Util details:
bwutil = 0.000111 
total_CMD = 207277 
util_bw = 23 
Wasted_Col = 400 
Wasted_Row = 0 
Idle = 206854 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207250 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207248 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001254
n_activity=1751 dram_eff=0.01485
bk0: 0a 207277i bk1: 0a 207277i bk2: 0a 207277i bk3: 3a 207164i bk4: 10a 207110i bk5: 13a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128713
Bank_Level_Parallism_Col = 1.126866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126866 

BW Util details:
bwutil = 0.000125 
total_CMD = 207277 
util_bw = 26 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 206873 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207248 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230609
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207253 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=1316 dram_eff=0.01596
bk0: 1a 207178i bk1: 0a 207277i bk2: 0a 207277i bk3: 0a 207277i bk4: 10a 207132i bk5: 10a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288820
Bank_Level_Parallism_Col = 1.287500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287500 

BW Util details:
bwutil = 0.000101 
total_CMD = 207277 
util_bw = 21 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 206955 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207253 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207255 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.649e-05
n_activity=992 dram_eff=0.02016
bk0: 0a 207277i bk1: 0a 207277i bk2: 0a 207277i bk3: 0a 207277i bk4: 10a 207110i bk5: 10a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182456
Bank_Level_Parallism_Col = 1.179577
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179577 

BW Util details:
bwutil = 0.000096 
total_CMD = 207277 
util_bw = 20 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 206992 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207255 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207253 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=1316 dram_eff=0.01596
bk0: 0a 207277i bk1: 3a 207178i bk2: 0a 207277i bk3: 0a 207277i bk4: 8a 207132i bk5: 10a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288820
Bank_Level_Parallism_Col = 1.287500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287500 

BW Util details:
bwutil = 0.000101 
total_CMD = 207277 
util_bw = 21 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 206955 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207253 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207251 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=1577 dram_eff=0.01458
bk0: 0a 207277i bk1: 0a 207277i bk2: 1a 207178i bk3: 0a 207277i bk4: 11a 207110i bk5: 11a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134367
Bank_Level_Parallism_Col = 1.132468
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132468 

BW Util details:
bwutil = 0.000111 
total_CMD = 207277 
util_bw = 23 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 206890 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207251 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218548
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207250 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=1733 dram_eff=0.01327
bk0: 0a 207277i bk1: 1a 207178i bk2: 0a 207277i bk3: 1a 207178i bk4: 10a 207132i bk5: 11a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219858
Bank_Level_Parallism_Col = 1.219048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219048 

BW Util details:
bwutil = 0.000111 
total_CMD = 207277 
util_bw = 23 
Wasted_Col = 400 
Wasted_Row = 0 
Idle = 206854 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207250 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207253 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=1403 dram_eff=0.01497
bk0: 1a 207178i bk1: 0a 207277i bk2: 0a 207277i bk3: 0a 207277i bk4: 9a 207110i bk5: 11a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135065
Bank_Level_Parallism_Col = 1.133159
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133159 

BW Util details:
bwutil = 0.000101 
total_CMD = 207277 
util_bw = 21 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 206892 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207253 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218548
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207251 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=1490 dram_eff=0.01544
bk0: 3a 207178i bk1: 0a 207277i bk2: 0a 207277i bk3: 0a 207277i bk4: 10a 207132i bk5: 10a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287037
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000111 
total_CMD = 207277 
util_bw = 23 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 206953 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207251 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207251 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=1490 dram_eff=0.01544
bk0: 0a 207277i bk1: 0a 207277i bk2: 4a 207164i bk3: 0a 207277i bk4: 10a 207110i bk5: 9a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129676
Bank_Level_Parallism_Col = 1.127820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127820 

BW Util details:
bwutil = 0.000111 
total_CMD = 207277 
util_bw = 23 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 206876 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207251 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00249907
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207255 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.166e-05
n_activity=1142 dram_eff=0.01664
bk0: 0a 207277i bk1: 2a 207178i bk2: 0a 207277i bk3: 0a 207277i bk4: 8a 207132i bk5: 9a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290625
Bank_Level_Parallism_Col = 1.289308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289308 

BW Util details:
bwutil = 0.000092 
total_CMD = 207277 
util_bw = 19 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 206957 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207255 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017561
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207277 n_nop=207253 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001061
n_activity=1247 dram_eff=0.01764
bk0: 0a 207277i bk1: 0a 207277i bk2: 0a 207277i bk3: 0a 207277i bk4: 11a 207110i bk5: 11a 207127i bk6: 0a 207277i bk7: 0a 207277i bk8: 0a 207277i bk9: 0a 207277i bk10: 0a 207277i bk11: 0a 207277i bk12: 0a 207277i bk13: 0a 207277i bk14: 0a 207277i bk15: 0a 207277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181185
Bank_Level_Parallism_Col = 1.178322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178322 

BW Util details:
bwutil = 0.000106 
total_CMD = 207277 
util_bw = 22 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 206990 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207277 
n_nop = 207253 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.6281
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 35529
Req_Network_injected_packets_per_cycle =       0.0194 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0060
Req_Bank_Level_Parallism =       2.0751
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 35529
Reply_Network_injected_packets_per_cycle =        0.0194
Reply_Network_conflicts_per_cycle =        0.0003
Reply_Network_conflicts_per_cycle_util =       0.0269
Reply_Bank_Level_Parallism =       2.0627
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 20203 (inst/sec)
gpgpu_simulation_rate = 5075 (cycle/sec)
gpgpu_silicon_slowdown = 236453x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5120
gpu_sim_insn = 49992
gpu_ipc =       9.7641
gpu_tot_sim_cycle = 40649
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.7090
gpu_tot_issued_cta = 32
gpu_occupancy = 22.8929% 
gpu_tot_occupancy = 9.4337% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0633
partiton_level_parallism_total  =       0.0250
partiton_level_parallism_util =       3.4105
partiton_level_parallism_util_total  =       2.3715
L2_BW  =       2.4300 GB/Sec
L2_BW_total  =       0.9588 GB/Sec
gpu_total_sim_rate=27345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2786	W0_Idle:174322	W0_Scoreboard:128318	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 649 
max_icnt2mem_latency = 47 
maxmrqlatency = 18 
max_icnt2sh_latency = 5 
averagemflatency = 407 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:264 	0 	9 	57 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	0 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1004 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	17 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5425         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9656         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5436         0      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6155         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        646       646    none         646      1017       985    none      none      none      none      none      none      none      none      none      none  
dram[1]:        638    none      none      none         967       995    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none        1221      1156    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1157      1103    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none        1102      1104    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637      1082      1012    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none        1266       892    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none        1058      1313    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none        1046      1173    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none        1104      1017    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       869      1124    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         975      1060    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none        2330      1009    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         636    none        1058      1233    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none        1192      1129    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none        1040      1059    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237119 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=1734 dram_eff=0.01384
bk0: 1a 237049i bk1: 1a 237049i bk2: 0a 237148i bk3: 1a 237049i bk4: 11a 237003i bk5: 10a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262295
Bank_Level_Parallism_Col = 1.259794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259794 

BW Util details:
bwutil = 0.000101 
total_CMD = 237148 
util_bw = 24 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 236660 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237119 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237120 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001054
n_activity=1659 dram_eff=0.01507
bk0: 2a 237049i bk1: 0a 237148i bk2: 0a 237148i bk3: 0a 237148i bk4: 12a 236981i bk5: 11a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133676
Bank_Level_Parallism_Col = 1.131783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131783 

BW Util details:
bwutil = 0.000105 
total_CMD = 237148 
util_bw = 25 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 236759 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237120 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019102
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237127 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.59e-05
n_activity=1055 dram_eff=0.01706
bk0: 0a 237148i bk1: 1a 237049i bk2: 0a 237148i bk3: 0a 237148i bk4: 8a 237003i bk5: 9a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291536
Bank_Level_Parallism_Col = 1.290221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290221 

BW Util details:
bwutil = 0.000076 
total_CMD = 237148 
util_bw = 18 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 236829 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237127 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237123 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.277e-05
n_activity=1420 dram_eff=0.01549
bk0: 0a 237148i bk1: 0a 237148i bk2: 3a 237049i bk3: 0a 237148i bk4: 9a 236981i bk5: 10a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134715
Bank_Level_Parallism_Col = 1.132812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132812 

BW Util details:
bwutil = 0.000093 
total_CMD = 237148 
util_bw = 22 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 236762 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237123 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237121 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.699e-05
n_activity=1733 dram_eff=0.01327
bk0: 1a 237049i bk1: 2a 237049i bk2: 0a 237148i bk3: 0a 237148i bk4: 12a 237003i bk5: 8a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219858
Bank_Level_Parallism_Col = 1.219048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219048 

BW Util details:
bwutil = 0.000097 
total_CMD = 237148 
util_bw = 23 
Wasted_Col = 400 
Wasted_Row = 0 
Idle = 236725 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237121 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237119 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001096
n_activity=1751 dram_eff=0.01485
bk0: 0a 237148i bk1: 0a 237148i bk2: 0a 237148i bk3: 3a 237035i bk4: 10a 236981i bk5: 13a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128713
Bank_Level_Parallism_Col = 1.126866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126866 

BW Util details:
bwutil = 0.000110 
total_CMD = 237148 
util_bw = 26 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 236744 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237119 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201562
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237124 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.855e-05
n_activity=1316 dram_eff=0.01596
bk0: 1a 237049i bk1: 0a 237148i bk2: 0a 237148i bk3: 0a 237148i bk4: 10a 237003i bk5: 10a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288820
Bank_Level_Parallism_Col = 1.287500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287500 

BW Util details:
bwutil = 0.000089 
total_CMD = 237148 
util_bw = 21 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 236826 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237124 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237126 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.434e-05
n_activity=992 dram_eff=0.02016
bk0: 0a 237148i bk1: 0a 237148i bk2: 0a 237148i bk3: 0a 237148i bk4: 10a 236981i bk5: 10a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182456
Bank_Level_Parallism_Col = 1.179577
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179577 

BW Util details:
bwutil = 0.000084 
total_CMD = 237148 
util_bw = 20 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 236863 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237126 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237124 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.855e-05
n_activity=1316 dram_eff=0.01596
bk0: 0a 237148i bk1: 3a 237049i bk2: 0a 237148i bk3: 0a 237148i bk4: 8a 237003i bk5: 10a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288820
Bank_Level_Parallism_Col = 1.287500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287500 

BW Util details:
bwutil = 0.000089 
total_CMD = 237148 
util_bw = 21 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 236826 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237124 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237122 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.699e-05
n_activity=1577 dram_eff=0.01458
bk0: 0a 237148i bk1: 0a 237148i bk2: 1a 237049i bk3: 0a 237148i bk4: 11a 236981i bk5: 11a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134367
Bank_Level_Parallism_Col = 1.132468
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132468 

BW Util details:
bwutil = 0.000097 
total_CMD = 237148 
util_bw = 23 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 236761 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237122 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019102
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237121 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.699e-05
n_activity=1733 dram_eff=0.01327
bk0: 0a 237148i bk1: 1a 237049i bk2: 0a 237148i bk3: 1a 237049i bk4: 10a 237003i bk5: 11a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219858
Bank_Level_Parallism_Col = 1.219048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219048 

BW Util details:
bwutil = 0.000097 
total_CMD = 237148 
util_bw = 23 
Wasted_Col = 400 
Wasted_Row = 0 
Idle = 236725 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237121 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237124 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.855e-05
n_activity=1403 dram_eff=0.01497
bk0: 1a 237049i bk1: 0a 237148i bk2: 0a 237148i bk3: 0a 237148i bk4: 9a 236981i bk5: 11a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135065
Bank_Level_Parallism_Col = 1.133159
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133159 

BW Util details:
bwutil = 0.000089 
total_CMD = 237148 
util_bw = 21 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 236763 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237124 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019102
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237122 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.699e-05
n_activity=1490 dram_eff=0.01544
bk0: 3a 237049i bk1: 0a 237148i bk2: 0a 237148i bk3: 0a 237148i bk4: 10a 237003i bk5: 10a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287037
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000097 
total_CMD = 237148 
util_bw = 23 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 236824 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237122 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237122 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.699e-05
n_activity=1490 dram_eff=0.01544
bk0: 0a 237148i bk1: 0a 237148i bk2: 4a 237035i bk3: 0a 237148i bk4: 10a 236981i bk5: 9a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129676
Bank_Level_Parallism_Col = 1.127820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127820 

BW Util details:
bwutil = 0.000097 
total_CMD = 237148 
util_bw = 23 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 236747 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237122 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218429
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237126 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.012e-05
n_activity=1142 dram_eff=0.01664
bk0: 0a 237148i bk1: 2a 237049i bk2: 0a 237148i bk3: 0a 237148i bk4: 8a 237003i bk5: 9a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290625
Bank_Level_Parallism_Col = 1.289308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289308 

BW Util details:
bwutil = 0.000080 
total_CMD = 237148 
util_bw = 19 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 236828 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237126 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153491
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237148 n_nop=237124 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.277e-05
n_activity=1247 dram_eff=0.01764
bk0: 0a 237148i bk1: 0a 237148i bk2: 0a 237148i bk3: 0a 237148i bk4: 11a 236981i bk5: 11a 236998i bk6: 0a 237148i bk7: 0a 237148i bk8: 0a 237148i bk9: 0a 237148i bk10: 0a 237148i bk11: 0a 237148i bk12: 0a 237148i bk13: 0a 237148i bk14: 0a 237148i bk15: 0a 237148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181185
Bank_Level_Parallism_Col = 1.178322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178322 

BW Util details:
bwutil = 0.000093 
total_CMD = 237148 
util_bw = 22 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 236861 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237148 
n_nop = 237124 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 15, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 16, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.4276
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 40649
Req_Network_injected_packets_per_cycle =       0.0250 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.1425
Req_Bank_Level_Parallism =       2.3715
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 40649
Reply_Network_injected_packets_per_cycle =        0.0250
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.0928
Reply_Bank_Level_Parallism =       2.3550
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 27345 (inst/sec)
gpgpu_simulation_rate = 5807 (cycle/sec)
gpgpu_silicon_slowdown = 206647x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13692
gpu_sim_insn = 55494
gpu_ipc =       4.0530
gpu_tot_sim_cycle = 54341
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.5438
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4052% 
gpu_tot_occupancy = 9.8782% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1059
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       1.3158
partiton_level_parallism_util_total  =       1.6111
L2_BW  =       4.0666 GB/Sec
L2_BW_total  =       1.7419 GB/Sec
gpu_total_sim_rate=24691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4063	W0_Idle:267142	W0_Scoreboard:288672	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 653 
max_icnt2mem_latency = 47 
maxmrqlatency = 21 
max_icnt2sh_latency = 5 
averagemflatency = 340 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:531 	4 	13 	69 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1809 	5 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2451 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	27 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155         0      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        638       634       637       634      1269      1862    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       639       632      1588      1784    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       639       638      1498      1776    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       636       633    none        1787      1708    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       642      1632      1569    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       635      1648      1768    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       633       635       646      1554      1487    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       646       635       637      1654      1528    none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       632       646       641      1405      1660    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       642       646       645      1570      1570    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       635       636       631      1468      1523    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       637       648       637      1355      1523    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none        2313      1376    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       635       636       637      1631      1753    none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       632    none         636      1351      1279    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none        1445      1803    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       647       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       648       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        647       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316983 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=3046 dram_eff=0.01313
bk0: 2a 316930i bk1: 3a 316930i bk2: 2a 316930i bk3: 3a 316930i bk4: 18a 316875i bk5: 12a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211129
Bank_Level_Parallism_Col = 1.209226
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209226 

BW Util details:
bwutil = 0.000126 
total_CMD = 317029 
util_bw = 40 
Wasted_Col = 571 
Wasted_Row = 0 
Idle = 316418 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316983 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316974 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001546
n_activity=3207 dram_eff=0.01528
bk0: 6a 316930i bk1: 5a 316917i bk2: 3a 316916i bk3: 9a 316902i bk4: 14a 316862i bk5: 12a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108548
Bank_Level_Parallism_Col = 1.106412
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106412 

BW Util details:
bwutil = 0.000155 
total_CMD = 317029 
util_bw = 49 
Wasted_Col = 688 
Wasted_Row = 0 
Idle = 316292 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316974 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316985 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001199
n_activity=2777 dram_eff=0.01368
bk0: 2a 316930i bk1: 3a 316930i bk2: 4a 316899i bk3: 3a 316916i bk4: 13a 316884i bk5: 13a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339100
Bank_Level_Parallism_Col = 1.308362
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.308362 

BW Util details:
bwutil = 0.000120 
total_CMD = 317029 
util_bw = 38 
Wasted_Col = 540 
Wasted_Row = 0 
Idle = 316451 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316985 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316988 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001136
n_activity=2406 dram_eff=0.01496
bk0: 2a 316888i bk1: 5a 316902i bk2: 4a 316930i bk3: 0a 317029i bk4: 12a 316862i bk5: 13a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335807
Bank_Level_Parallism_Col = 1.281716
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281716 

BW Util details:
bwutil = 0.000114 
total_CMD = 317029 
util_bw = 36 
Wasted_Col = 503 
Wasted_Row = 0 
Idle = 316490 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316988 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210706
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316979 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001388
n_activity=3343 dram_eff=0.01316
bk0: 8a 316904i bk1: 3a 316930i bk2: 3a 316930i bk3: 2a 316916i bk4: 15a 316884i bk5: 13a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.135894
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135894 

BW Util details:
bwutil = 0.000139 
total_CMD = 317029 
util_bw = 44 
Wasted_Col = 638 
Wasted_Row = 0 
Idle = 316347 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316979 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316985 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001199
n_activity=3072 dram_eff=0.01237
bk0: 1a 316930i bk1: 3a 316930i bk2: 3a 316930i bk3: 4a 316916i bk4: 14a 316862i bk5: 13a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160850
Bank_Level_Parallism_Col = 1.158779
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158779 

BW Util details:
bwutil = 0.000120 
total_CMD = 317029 
util_bw = 38 
Wasted_Col = 621 
Wasted_Row = 0 
Idle = 316370 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316985 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150775
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316981 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001325
n_activity=2888 dram_eff=0.01454
bk0: 4a 316927i bk1: 4a 316916i bk2: 4a 316916i bk3: 1a 316930i bk4: 16a 316875i bk5: 13a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174772
Bank_Level_Parallism_Col = 1.172783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172783 

BW Util details:
bwutil = 0.000132 
total_CMD = 317029 
util_bw = 42 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 316371 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316981 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128064
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316980 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001356
n_activity=2817 dram_eff=0.01526
bk0: 3a 316902i bk1: 2a 316916i bk2: 3a 316930i bk3: 4a 316916i bk4: 14a 316862i bk5: 17a 316842i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407960
Bank_Level_Parallism_Col = 1.358333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.358333 

BW Util details:
bwutil = 0.000136 
total_CMD = 317029 
util_bw = 43 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 316426 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316980 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316979 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001388
n_activity=3309 dram_eff=0.0133
bk0: 6a 316916i bk1: 6a 316930i bk2: 1a 316930i bk3: 3a 316915i bk4: 15a 316875i bk5: 13a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140118
Bank_Level_Parallism_Col = 1.139673
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139673 

BW Util details:
bwutil = 0.000139 
total_CMD = 317029 
util_bw = 44 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 316351 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316979 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00174432
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316987 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001136
n_activity=2788 dram_eff=0.01291
bk0: 1a 316906i bk1: 4a 316888i bk2: 1a 316930i bk3: 2a 316916i bk4: 14a 316862i bk5: 14a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269525
Bank_Level_Parallism_Col = 1.231125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.231125 

BW Util details:
bwutil = 0.000114 
total_CMD = 317029 
util_bw = 36 
Wasted_Col = 617 
Wasted_Row = 0 
Idle = 316376 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316987 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217646
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316977 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001451
n_activity=3616 dram_eff=0.01272
bk0: 5a 316902i bk1: 3a 316930i bk2: 4a 316916i bk3: 6a 316930i bk4: 13a 316884i bk5: 15a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140556
Bank_Level_Parallism_Col = 1.140118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140118 

BW Util details:
bwutil = 0.000145 
total_CMD = 317029 
util_bw = 46 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 316346 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316977 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138789
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316983 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=3054 dram_eff=0.0131
bk0: 5a 316920i bk1: 4a 316902i bk2: 1a 316930i bk3: 2a 316930i bk4: 13a 316862i bk5: 15a 316865i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087838
Bank_Level_Parallism_Col = 1.087075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087075 

BW Util details:
bwutil = 0.000126 
total_CMD = 317029 
util_bw = 40 
Wasted_Col = 700 
Wasted_Row = 0 
Idle = 316289 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316983 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161184
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316991 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001072
n_activity=2603 dram_eff=0.01306
bk0: 4a 316930i bk1: 1a 316930i bk2: 0a 317029i bk3: 0a 317029i bk4: 14a 316884i bk5: 15a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217090
Bank_Level_Parallism_Col = 1.216279
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216279 

BW Util details:
bwutil = 0.000107 
total_CMD = 317029 
util_bw = 34 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 316596 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316991 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114816
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316985 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001199
n_activity=2848 dram_eff=0.01334
bk0: 2a 316930i bk1: 4a 316898i bk2: 4a 316916i bk3: 2a 316930i bk4: 12a 316862i bk5: 14a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226154
Bank_Level_Parallism_Col = 1.188854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188854 

BW Util details:
bwutil = 0.000120 
total_CMD = 317029 
util_bw = 38 
Wasted_Col = 612 
Wasted_Row = 0 
Idle = 316379 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316985 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163392
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316980 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001388
n_activity=3387 dram_eff=0.01299
bk0: 3a 316930i bk1: 5a 316930i bk2: 0a 317029i bk3: 4a 316916i bk4: 15a 316884i bk5: 17a 316879i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169065
Bank_Level_Parallism_Col = 1.168478
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168478 

BW Util details:
bwutil = 0.000139 
total_CMD = 317029 
util_bw = 44 
Wasted_Col = 512 
Wasted_Row = 0 
Idle = 316473 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316980 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131534
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317029 n_nop=316991 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001041
n_activity=2537 dram_eff=0.01301
bk0: 1a 316902i bk1: 1a 316930i bk2: 2a 316930i bk3: 0a 317029i bk4: 15a 316862i bk5: 14a 316870i bk6: 0a 317029i bk7: 0a 317029i bk8: 0a 317029i bk9: 0a 317029i bk10: 0a 317029i bk11: 0a 317029i bk12: 0a 317029i bk13: 0a 317029i bk14: 0a 317029i bk15: 0a 317029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283302
Bank_Level_Parallism_Col = 1.228302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228302 

BW Util details:
bwutil = 0.000104 
total_CMD = 317029 
util_bw = 33 
Wasted_Col = 500 
Wasted_Row = 0 
Idle = 316496 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317029 
n_nop = 316991 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 37, Miss_rate = 0.474, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 27, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 27, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 28, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 24, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 32, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 25, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 35, Miss_rate = 0.412, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 28, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 37, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 29, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 29, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 26, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 32, Miss_rate = 0.457, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 29, Miss_rate = 0.372, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 27, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 23, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 27, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 35, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 33, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 27, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 29, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3858
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 54341
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.0529
Req_Bank_Level_Parallism =       1.6111
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 54341
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0011
Reply_Network_conflicts_per_cycle_util =       0.0391
Reply_Bank_Level_Parallism =       1.5811
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 24691 (inst/sec)
gpgpu_simulation_rate = 5434 (cycle/sec)
gpgpu_silicon_slowdown = 220831x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5222
gpu_sim_insn = 53912
gpu_ipc =      10.3240
gpu_tot_sim_cycle = 59563
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       5.0505
gpu_tot_issued_cta = 48
gpu_occupancy = 30.1930% 
gpu_tot_occupancy = 10.6314% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1180
partiton_level_parallism_total  =       0.0517
partiton_level_parallism_util =       3.3297
partiton_level_parallism_util_total  =       1.7965
L2_BW  =       4.5298 GB/Sec
L2_BW_total  =       1.9863 GB/Sec
gpu_total_sim_rate=27347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5764	W0_Idle:276601	W0_Scoreboard:296474	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 653 
max_icnt2mem_latency = 114 
maxmrqlatency = 21 
max_icnt2sh_latency = 8 
averagemflatency = 334 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:531 	4 	13 	69 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2178 	252 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2836 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2991 	89 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	27 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155         0      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        638       634       637       634      1466      2209    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       639       632      1865      2106    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       639       638      1794      2100    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       636       633    none        2108      2005    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       642      1899      1868    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       635      1921      2046    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       633       635       646      1803      1764    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       646       635       637      1927      1726    none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       632       646       641      1671      1937    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       642       646       645      1825      1843    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       635       636       631      1776      1786    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       637       648       637      1612      1780    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none        4891      1673    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       635       636       637      1908      2036    none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       632    none         636      1631      1543    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none        1683      2082    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       647       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       648       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        647       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347449 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001151
n_activity=3046 dram_eff=0.01313
bk0: 2a 347396i bk1: 3a 347396i bk2: 2a 347396i bk3: 3a 347396i bk4: 18a 347341i bk5: 12a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211129
Bank_Level_Parallism_Col = 1.209226
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209226 

BW Util details:
bwutil = 0.000115 
total_CMD = 347495 
util_bw = 40 
Wasted_Col = 571 
Wasted_Row = 0 
Idle = 346884 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347449 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347440 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000141
n_activity=3207 dram_eff=0.01528
bk0: 6a 347396i bk1: 5a 347383i bk2: 3a 347382i bk3: 9a 347368i bk4: 14a 347328i bk5: 12a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108548
Bank_Level_Parallism_Col = 1.106412
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106412 

BW Util details:
bwutil = 0.000141 
total_CMD = 347495 
util_bw = 49 
Wasted_Col = 688 
Wasted_Row = 0 
Idle = 346758 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347440 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347451 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001094
n_activity=2777 dram_eff=0.01368
bk0: 2a 347396i bk1: 3a 347396i bk2: 4a 347365i bk3: 3a 347382i bk4: 13a 347350i bk5: 13a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339100
Bank_Level_Parallism_Col = 1.308362
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.308362 

BW Util details:
bwutil = 0.000109 
total_CMD = 347495 
util_bw = 38 
Wasted_Col = 540 
Wasted_Row = 0 
Idle = 346917 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347451 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146765
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347454 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001036
n_activity=2406 dram_eff=0.01496
bk0: 2a 347354i bk1: 5a 347368i bk2: 4a 347396i bk3: 0a 347495i bk4: 12a 347328i bk5: 13a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335807
Bank_Level_Parallism_Col = 1.281716
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281716 

BW Util details:
bwutil = 0.000104 
total_CMD = 347495 
util_bw = 36 
Wasted_Col = 503 
Wasted_Row = 0 
Idle = 346956 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347454 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00192233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347445 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001266
n_activity=3343 dram_eff=0.01316
bk0: 8a 347370i bk1: 3a 347396i bk2: 3a 347396i bk3: 2a 347382i bk4: 15a 347350i bk5: 13a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.135894
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135894 

BW Util details:
bwutil = 0.000127 
total_CMD = 347495 
util_bw = 44 
Wasted_Col = 638 
Wasted_Row = 0 
Idle = 346813 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347445 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116261
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347451 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001094
n_activity=3072 dram_eff=0.01237
bk0: 1a 347396i bk1: 3a 347396i bk2: 3a 347396i bk3: 4a 347382i bk4: 14a 347328i bk5: 13a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160850
Bank_Level_Parallism_Col = 1.158779
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158779 

BW Util details:
bwutil = 0.000109 
total_CMD = 347495 
util_bw = 38 
Wasted_Col = 621 
Wasted_Row = 0 
Idle = 346836 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347451 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137556
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347447 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001209
n_activity=2888 dram_eff=0.01454
bk0: 4a 347393i bk1: 4a 347382i bk2: 4a 347382i bk3: 1a 347396i bk4: 16a 347341i bk5: 13a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174772
Bank_Level_Parallism_Col = 1.172783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172783 

BW Util details:
bwutil = 0.000121 
total_CMD = 347495 
util_bw = 42 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 346837 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347447 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116836
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347446 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001237
n_activity=2817 dram_eff=0.01526
bk0: 3a 347368i bk1: 2a 347382i bk2: 3a 347396i bk3: 4a 347382i bk4: 14a 347328i bk5: 17a 347308i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407960
Bank_Level_Parallism_Col = 1.358333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.358333 

BW Util details:
bwutil = 0.000124 
total_CMD = 347495 
util_bw = 43 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 346892 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347446 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181298
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347445 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001266
n_activity=3309 dram_eff=0.0133
bk0: 6a 347382i bk1: 6a 347396i bk2: 1a 347396i bk3: 3a 347381i bk4: 15a 347341i bk5: 13a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140118
Bank_Level_Parallism_Col = 1.139673
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139673 

BW Util details:
bwutil = 0.000127 
total_CMD = 347495 
util_bw = 44 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 346817 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347445 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159139
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347453 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001036
n_activity=2788 dram_eff=0.01291
bk0: 1a 347372i bk1: 4a 347354i bk2: 1a 347396i bk3: 2a 347382i bk4: 14a 347328i bk5: 14a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269525
Bank_Level_Parallism_Col = 1.231125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.231125 

BW Util details:
bwutil = 0.000104 
total_CMD = 347495 
util_bw = 36 
Wasted_Col = 617 
Wasted_Row = 0 
Idle = 346842 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347453 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00198564
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347443 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=3616 dram_eff=0.01272
bk0: 5a 347368i bk1: 3a 347396i bk2: 4a 347382i bk3: 6a 347396i bk4: 13a 347350i bk5: 15a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140556
Bank_Level_Parallism_Col = 1.140118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140118 

BW Util details:
bwutil = 0.000132 
total_CMD = 347495 
util_bw = 46 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 346812 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347443 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00126621
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347449 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001151
n_activity=3054 dram_eff=0.0131
bk0: 5a 347386i bk1: 4a 347368i bk2: 1a 347396i bk3: 2a 347396i bk4: 13a 347328i bk5: 15a 347331i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087838
Bank_Level_Parallism_Col = 1.087075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087075 

BW Util details:
bwutil = 0.000115 
total_CMD = 347495 
util_bw = 40 
Wasted_Col = 700 
Wasted_Row = 0 
Idle = 346755 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347449 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147052
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347457 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.784e-05
n_activity=2603 dram_eff=0.01306
bk0: 4a 347396i bk1: 1a 347396i bk2: 0a 347495i bk3: 0a 347495i bk4: 14a 347350i bk5: 15a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217090
Bank_Level_Parallism_Col = 1.216279
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216279 

BW Util details:
bwutil = 0.000098 
total_CMD = 347495 
util_bw = 34 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 347062 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347457 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010475
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347451 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001094
n_activity=2848 dram_eff=0.01334
bk0: 2a 347396i bk1: 4a 347364i bk2: 4a 347382i bk3: 2a 347396i bk4: 12a 347328i bk5: 14a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226154
Bank_Level_Parallism_Col = 1.188854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188854 

BW Util details:
bwutil = 0.000109 
total_CMD = 347495 
util_bw = 38 
Wasted_Col = 612 
Wasted_Row = 0 
Idle = 346845 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347451 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149067
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347446 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001266
n_activity=3387 dram_eff=0.01299
bk0: 3a 347396i bk1: 5a 347396i bk2: 0a 347495i bk3: 4a 347382i bk4: 15a 347350i bk5: 17a 347345i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169065
Bank_Level_Parallism_Col = 1.168478
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168478 

BW Util details:
bwutil = 0.000127 
total_CMD = 347495 
util_bw = 44 
Wasted_Col = 512 
Wasted_Row = 0 
Idle = 346939 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347446 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120002
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347495 n_nop=347457 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.497e-05
n_activity=2537 dram_eff=0.01301
bk0: 1a 347368i bk1: 1a 347396i bk2: 2a 347396i bk3: 0a 347495i bk4: 15a 347328i bk5: 14a 347336i bk6: 0a 347495i bk7: 0a 347495i bk8: 0a 347495i bk9: 0a 347495i bk10: 0a 347495i bk11: 0a 347495i bk12: 0a 347495i bk13: 0a 347495i bk14: 0a 347495i bk15: 0a 347495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283302
Bank_Level_Parallism_Col = 1.228302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228302 

BW Util details:
bwutil = 0.000095 
total_CMD = 347495 
util_bw = 33 
Wasted_Col = 500 
Wasted_Row = 0 
Idle = 346962 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347495 
n_nop = 347457 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 37, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 27, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 27, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 28, Miss_rate = 0.286, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 24, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 35, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 32, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 25, Miss_rate = 0.278, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 35, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 37, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 29, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 29, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 31, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 26, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 27, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 32, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 29, Miss_rate = 0.309, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 27, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 23, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 27, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 35, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 33, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 27, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 29, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3087
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 59563
Req_Network_injected_packets_per_cycle =       0.0517 
Req_Network_conflicts_per_cycle =       0.0108
Req_Network_conflicts_per_cycle_util =       0.3738
Req_Bank_Level_Parallism =       1.7965
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0050
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 59563
Reply_Network_injected_packets_per_cycle =        0.0517
Reply_Network_conflicts_per_cycle =        0.0037
Reply_Network_conflicts_per_cycle_util =       0.1270
Reply_Bank_Level_Parallism =       1.7626
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 27347 (inst/sec)
gpgpu_simulation_rate = 5414 (cycle/sec)
gpgpu_silicon_slowdown = 221647x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13404
gpu_sim_insn = 101823
gpu_ipc =       7.5965
gpu_tot_sim_cycle = 72967
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.5182
gpu_tot_issued_cta = 56
gpu_occupancy = 23.9854% 
gpu_tot_occupancy = 14.7202% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4403
partiton_level_parallism_total  =       0.1231
partiton_level_parallism_util =       1.9485
partiton_level_parallism_util_total  =       1.8935
L2_BW  =      16.9081 GB/Sec
L2_BW_total  =       4.7274 GB/Sec
gpu_total_sim_rate=28760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 14
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 61
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8713	W0_Idle:312046	W0_Scoreboard:494956	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 669 
max_icnt2mem_latency = 114 
maxmrqlatency = 21 
max_icnt2sh_latency = 16 
averagemflatency = 312 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1516 	38 	35 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7015 	253 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8732 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8563 	362 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	40 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        647       635       634       631      2756      2921    none      none      none      none      none      none      none      none      none      none  
dram[1]:        668       638       633       633      3346      2995    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       657       662       635      3302      3166    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       634       633       639      2933      3865    none      none      none      none      none      none      none      none      none      none  
dram[4]:        665       634       632       633      3064      2628    none      none      none      none      none      none      none      none      none      none  
dram[5]:        638       636       632       633      3013      3175    none      none      none      none      none      none      none      none      none      none  
dram[6]:        636       647       632       632      3063      2702    none      none      none      none      none      none      none      none      none      none  
dram[7]:        637       637       633       644      2912      2737    none      none      none      none      none      none      none      none      none      none  
dram[8]:        653       648       632       676      2986      3690    none      none      none      none      none      none      none      none      none      none  
dram[9]:        657       637       634       634      3012      3383    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       652       649       631      3209      3283    none      none      none      none      none      none      none      none      none      none  
dram[11]:        638       652       632       632      3426      3278    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       639       634       637      5480      3395    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       636       659       636      3161      3257    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       635       633       632      2651      3373    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       652       658       638      3297      2808    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        654       655       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        650       657       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       648       651       657       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       652       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        654       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       648       647       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        655       655       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       651       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       654       648       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        655       649       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        648       650       652       669       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        654       651       646       649       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        653       648       648       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        656       652       646       661       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425559 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003077
n_activity=6336 dram_eff=0.02068
bk0: 21a 425475i bk1: 21a 425477i bk2: 17a 425544i bk3: 23a 425597i bk4: 24a 425542i bk5: 25a 425465i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237949
Bank_Level_Parallism_Col = 1.236869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236869 

BW Util details:
bwutil = 0.000308 
total_CMD = 425696 
util_bw = 131 
Wasted_Col = 844 
Wasted_Row = 0 
Idle = 424721 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425559 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133429
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425585 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002467
n_activity=5235 dram_eff=0.02006
bk0: 14a 425583i bk1: 19a 425505i bk2: 15a 425551i bk3: 16a 425560i bk4: 19a 425519i bk5: 22a 425491i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082828
Bank_Level_Parallism_Col = 1.081136
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081136 

BW Util details:
bwutil = 0.000247 
total_CMD = 425696 
util_bw = 105 
Wasted_Col = 885 
Wasted_Row = 0 
Idle = 424706 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425585 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015645
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425583 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002514
n_activity=4948 dram_eff=0.02162
bk0: 20a 425534i bk1: 23a 425470i bk2: 16a 425552i bk3: 6a 425583i bk4: 20a 425538i bk5: 22a 425474i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264804
Bank_Level_Parallism_Col = 1.244669
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.244669 

BW Util details:
bwutil = 0.000251 
total_CMD = 425696 
util_bw = 107 
Wasted_Col = 788 
Wasted_Row = 0 
Idle = 424801 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425583 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013061
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425578 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002631
n_activity=5452 dram_eff=0.02054
bk0: 15a 425518i bk1: 23a 425533i bk2: 14a 425587i bk3: 21a 425456i bk4: 22a 425474i bk5: 17a 425537i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238743
Bank_Level_Parallism_Col = 1.208202
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208202 

BW Util details:
bwutil = 0.000263 
total_CMD = 425696 
util_bw = 112 
Wasted_Col = 843 
Wasted_Row = 0 
Idle = 424741 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425578 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00309376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425583 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002514
n_activity=5769 dram_eff=0.01855
bk0: 14a 425571i bk1: 24a 425466i bk2: 11a 425593i bk3: 12a 425583i bk4: 23a 425520i bk5: 23a 425527i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105946
Bank_Level_Parallism_Col = 1.105435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105435 

BW Util details:
bwutil = 0.000251 
total_CMD = 425696 
util_bw = 107 
Wasted_Col = 818 
Wasted_Row = 0 
Idle = 424771 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 317 
rwq = 0 
CCDLc_limit_alone = 317 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425583 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425585 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002467
n_activity=5493 dram_eff=0.01912
bk0: 20a 425500i bk1: 15a 425589i bk2: 16a 425583i bk3: 12a 425560i bk4: 21a 425487i bk5: 21a 425517i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122449
Bank_Level_Parallism_Col = 1.120820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120820 

BW Util details:
bwutil = 0.000247 
total_CMD = 425696 
util_bw = 105 
Wasted_Col = 826 
Wasted_Row = 0 
Idle = 424765 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 341 
rwq = 0 
CCDLc_limit_alone = 341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425585 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128261
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425580 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=5526 dram_eff=0.01991
bk0: 19a 425549i bk1: 21a 425499i bk2: 16a 425571i bk3: 9a 425593i bk4: 22a 425519i bk5: 23a 425494i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154516
Bank_Level_Parallism_Col = 1.153005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153005 

BW Util details:
bwutil = 0.000258 
total_CMD = 425696 
util_bw = 110 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 424777 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425580 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111112
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425573 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002748
n_activity=5543 dram_eff=0.02111
bk0: 20a 425460i bk1: 21a 425466i bk2: 10a 425580i bk3: 19a 425562i bk4: 23a 425493i bk5: 24a 425477i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362649
Bank_Level_Parallism_Col = 1.330065
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330065 

BW Util details:
bwutil = 0.000275 
total_CMD = 425696 
util_bw = 117 
Wasted_Col = 804 
Wasted_Row = 0 
Idle = 424775 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425573 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174068
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425594 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002255
n_activity=5534 dram_eff=0.01735
bk0: 15a 425578i bk1: 22a 425502i bk2: 8a 425588i bk3: 11a 425582i bk4: 22a 425524i bk5: 18a 425528i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121387
Bank_Level_Parallism_Col = 1.120930
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120930 

BW Util details:
bwutil = 0.000226 
total_CMD = 425696 
util_bw = 96 
Wasted_Col = 769 
Wasted_Row = 0 
Idle = 424831 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 274 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425594 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00134368
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425598 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002161
n_activity=4678 dram_eff=0.01967
bk0: 12a 425558i bk1: 20a 425494i bk2: 7a 425579i bk3: 12a 425573i bk4: 21a 425497i bk5: 20a 425528i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212369
Bank_Level_Parallism_Col = 1.182884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182884 

BW Util details:
bwutil = 0.000216 
total_CMD = 425696 
util_bw = 92 
Wasted_Col = 765 
Wasted_Row = 0 
Idle = 424839 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425598 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425590 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=5669 dram_eff=0.01764
bk0: 16a 425560i bk1: 17a 425537i bk2: 14a 425574i bk3: 14a 425581i bk4: 19a 425533i bk5: 20a 425546i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115703
Bank_Level_Parallism_Col = 1.115202
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115202 

BW Util details:
bwutil = 0.000235 
total_CMD = 425696 
util_bw = 100 
Wasted_Col = 747 
Wasted_Row = 0 
Idle = 424849 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 249 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425590 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010336
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425577 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002654
n_activity=5625 dram_eff=0.02009
bk0: 23a 425486i bk1: 17a 425504i bk2: 16a 425593i bk3: 20a 425558i bk4: 17a 425520i bk5: 20a 425515i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110778
Bank_Level_Parallism_Col = 1.110331
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110331 

BW Util details:
bwutil = 0.000265 
total_CMD = 425696 
util_bw = 113 
Wasted_Col = 889 
Wasted_Row = 0 
Idle = 424694 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425577 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00158094
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425590 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=5695 dram_eff=0.01756
bk0: 14a 425588i bk1: 14a 425544i bk2: 17a 425523i bk3: 16a 425514i bk4: 20a 425551i bk5: 19a 425546i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359354
Bank_Level_Parallism_Col = 1.327470
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.327470 

BW Util details:
bwutil = 0.000235 
total_CMD = 425696 
util_bw = 100 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 424953 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425590 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00214707
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425590 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=4991 dram_eff=0.02004
bk0: 19a 425519i bk1: 16a 425492i bk2: 9a 425583i bk3: 15a 425518i bk4: 20a 425473i bk5: 21a 425534i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169869
Bank_Level_Parallism_Col = 1.145178
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145178 

BW Util details:
bwutil = 0.000235 
total_CMD = 425696 
util_bw = 100 
Wasted_Col = 889 
Wasted_Row = 0 
Idle = 424707 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425590 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162792
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425577 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002654
n_activity=5848 dram_eff=0.01932
bk0: 20a 425528i bk1: 17a 425542i bk2: 16a 425546i bk3: 16a 425552i bk4: 23a 425522i bk5: 21a 425536i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198422
Bank_Level_Parallism_Col = 1.197055
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197055 

BW Util details:
bwutil = 0.000265 
total_CMD = 425696 
util_bw = 113 
Wasted_Col = 774 
Wasted_Row = 0 
Idle = 424809 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425577 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014306
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425696 n_nop=425594 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002255
n_activity=5017 dram_eff=0.01913
bk0: 14a 425556i bk1: 15a 425586i bk2: 9a 425597i bk3: 12a 425532i bk4: 21a 425496i bk5: 25a 425474i bk6: 0a 425696i bk7: 0a 425696i bk8: 0a 425696i bk9: 0a 425696i bk10: 0a 425696i bk11: 0a 425696i bk12: 0a 425696i bk13: 0a 425696i bk14: 0a 425696i bk15: 0a 425696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197445
Bank_Level_Parallism_Col = 1.163361
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163361 

BW Util details:
bwutil = 0.000226 
total_CMD = 425696 
util_bw = 96 
Wasted_Col = 765 
Wasted_Row = 0 
Idle = 424835 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 308 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425696 
n_nop = 425594 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00157859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 92, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 71, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 68, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 69, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 67, Miss_rate = 0.241, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 71, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 67, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 73, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 74, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 64, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 72, Miss_rate = 0.265, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 70, Miss_rate = 0.264, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 74, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 75, Miss_rate = 0.265, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 61, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 67, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 62, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 62, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 70, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 62, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 75, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 71, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 68, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 64, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 60, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 72, Miss_rate = 0.239, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 73, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 65, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 64, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2475
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 72967
Req_Network_injected_packets_per_cycle =       0.1231 
Req_Network_conflicts_per_cycle =       0.0115
Req_Network_conflicts_per_cycle_util =       0.1775
Req_Bank_Level_Parallism =       1.8935
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0043
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 72967
Reply_Network_injected_packets_per_cycle =        0.1231
Reply_Network_conflicts_per_cycle =        0.0176
Reply_Network_conflicts_per_cycle_util =       0.2654
Reply_Bank_Level_Parallism =       1.8568
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 28760 (inst/sec)
gpgpu_simulation_rate = 5211 (cycle/sec)
gpgpu_silicon_slowdown = 230282x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5215
gpu_sim_insn = 69536
gpu_ipc =      13.3338
gpu_tot_sim_cycle = 78182
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       6.0395
gpu_tot_issued_cta = 64
gpu_occupancy = 30.6819% 
gpu_tot_occupancy = 15.1162% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1227
partiton_level_parallism_total  =       0.1231
partiton_level_parallism_util =       3.2487
partiton_level_parallism_util_total  =       1.9476
L2_BW  =       4.7126 GB/Sec
L2_BW_total  =       4.7264 GB/Sec
gpu_total_sim_rate=31478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 14
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 61
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10310	W0_Idle:321326	W0_Scoreboard:502703	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 669 
max_icnt2mem_latency = 114 
maxmrqlatency = 21 
max_icnt2sh_latency = 16 
averagemflatency = 311 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1516 	38 	35 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7452 	456 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9172 	451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9127 	433 	61 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	40 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        647       635       634       631      2926      3092    none      none      none      none      none      none      none      none      none      none  
dram[1]:        668       638       633       633      3550      3172    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       657       662       635      3503      3358    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       634       633       639      3109      4092    none      none      none      none      none      none      none      none      none      none  
dram[4]:        665       634       632       633      3236      2804    none      none      none      none      none      none      none      none      none      none  
dram[5]:        638       636       632       633      3194      3355    none      none      none      none      none      none      none      none      none      none  
dram[6]:        636       647       632       632      3245      2882    none      none      none      none      none      none      none      none      none      none  
dram[7]:        637       637       633       644      3077      2896    none      none      none      none      none      none      none      none      none      none  
dram[8]:        653       648       632       676      3165      3915    none      none      none      none      none      none      none      none      none      none  
dram[9]:        657       637       634       634      3194      3574    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       652       649       631      3415      3485    none      none      none      none      none      none      none      none      none      none  
dram[11]:        638       652       632       632      3648      3467    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       639       634       637      7326      3621    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       636       659       636      3353      3440    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       635       633       632      2827      3577    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       652       658       638      3477      2960    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        654       655       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        650       657       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       648       651       657       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       652       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        654       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       648       647       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        655       655       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       651       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       654       648       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        655       649       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        648       650       652       669       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        654       651       646       649       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        653       648       648       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        656       652       646       661       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=455984 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002872
n_activity=6336 dram_eff=0.02068
bk0: 21a 455900i bk1: 21a 455902i bk2: 17a 455969i bk3: 23a 456022i bk4: 24a 455967i bk5: 25a 455890i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237949
Bank_Level_Parallism_Col = 1.236869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236869 

BW Util details:
bwutil = 0.000287 
total_CMD = 456121 
util_bw = 131 
Wasted_Col = 844 
Wasted_Row = 0 
Idle = 455146 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 455984 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456010 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002302
n_activity=5235 dram_eff=0.02006
bk0: 14a 456008i bk1: 19a 455930i bk2: 15a 455976i bk3: 16a 455985i bk4: 19a 455944i bk5: 22a 455916i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082828
Bank_Level_Parallism_Col = 1.081136
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081136 

BW Util details:
bwutil = 0.000230 
total_CMD = 456121 
util_bw = 105 
Wasted_Col = 885 
Wasted_Row = 0 
Idle = 455131 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456010 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146014
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456008 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002346
n_activity=4948 dram_eff=0.02162
bk0: 20a 455959i bk1: 23a 455895i bk2: 16a 455977i bk3: 6a 456008i bk4: 20a 455963i bk5: 22a 455899i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264804
Bank_Level_Parallism_Col = 1.244669
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.244669 

BW Util details:
bwutil = 0.000235 
total_CMD = 456121 
util_bw = 107 
Wasted_Col = 788 
Wasted_Row = 0 
Idle = 455226 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456008 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121897
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456003 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=5452 dram_eff=0.02054
bk0: 15a 455943i bk1: 23a 455958i bk2: 14a 456012i bk3: 21a 455881i bk4: 22a 455899i bk5: 17a 455962i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238743
Bank_Level_Parallism_Col = 1.208202
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208202 

BW Util details:
bwutil = 0.000246 
total_CMD = 456121 
util_bw = 112 
Wasted_Col = 843 
Wasted_Row = 0 
Idle = 455166 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456003 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00288739
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456008 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002346
n_activity=5769 dram_eff=0.01855
bk0: 14a 455996i bk1: 24a 455891i bk2: 11a 456018i bk3: 12a 456008i bk4: 23a 455945i bk5: 23a 455952i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105946
Bank_Level_Parallism_Col = 1.105435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105435 

BW Util details:
bwutil = 0.000235 
total_CMD = 456121 
util_bw = 107 
Wasted_Col = 818 
Wasted_Row = 0 
Idle = 455196 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 317 
rwq = 0 
CCDLc_limit_alone = 317 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456008 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00130886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456010 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002302
n_activity=5493 dram_eff=0.01912
bk0: 20a 455925i bk1: 15a 456014i bk2: 16a 456008i bk3: 12a 455985i bk4: 21a 455912i bk5: 21a 455942i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122449
Bank_Level_Parallism_Col = 1.120820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120820 

BW Util details:
bwutil = 0.000230 
total_CMD = 456121 
util_bw = 105 
Wasted_Col = 826 
Wasted_Row = 0 
Idle = 455190 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 341 
rwq = 0 
CCDLc_limit_alone = 341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456010 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119705
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456005 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002412
n_activity=5526 dram_eff=0.01991
bk0: 19a 455974i bk1: 21a 455924i bk2: 16a 455996i bk3: 9a 456018i bk4: 22a 455944i bk5: 23a 455919i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154516
Bank_Level_Parallism_Col = 1.153005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153005 

BW Util details:
bwutil = 0.000241 
total_CMD = 456121 
util_bw = 110 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 455202 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456005 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=455998 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002565
n_activity=5543 dram_eff=0.02111
bk0: 20a 455885i bk1: 21a 455891i bk2: 10a 456005i bk3: 19a 455987i bk4: 23a 455918i bk5: 24a 455902i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362649
Bank_Level_Parallism_Col = 1.330065
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330065 

BW Util details:
bwutil = 0.000257 
total_CMD = 456121 
util_bw = 117 
Wasted_Col = 804 
Wasted_Row = 0 
Idle = 455200 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 455998 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162457
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456019 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002105
n_activity=5534 dram_eff=0.01735
bk0: 15a 456003i bk1: 22a 455927i bk2: 8a 456013i bk3: 11a 456007i bk4: 22a 455949i bk5: 18a 455953i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121387
Bank_Level_Parallism_Col = 1.120930
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120930 

BW Util details:
bwutil = 0.000210 
total_CMD = 456121 
util_bw = 96 
Wasted_Col = 769 
Wasted_Row = 0 
Idle = 455256 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 274 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456019 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456023 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002017
n_activity=4678 dram_eff=0.01967
bk0: 12a 455983i bk1: 20a 455919i bk2: 7a 456004i bk3: 12a 455998i bk4: 21a 455922i bk5: 20a 455953i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212369
Bank_Level_Parallism_Col = 1.182884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182884 

BW Util details:
bwutil = 0.000202 
total_CMD = 456121 
util_bw = 92 
Wasted_Col = 765 
Wasted_Row = 0 
Idle = 455264 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456023 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152372
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456015 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002192
n_activity=5669 dram_eff=0.01764
bk0: 16a 455985i bk1: 17a 455962i bk2: 14a 455999i bk3: 14a 456006i bk4: 19a 455958i bk5: 20a 455971i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115703
Bank_Level_Parallism_Col = 1.115202
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115202 

BW Util details:
bwutil = 0.000219 
total_CMD = 456121 
util_bw = 100 
Wasted_Col = 747 
Wasted_Row = 0 
Idle = 455274 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 249 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456015 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000964656
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456002 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002477
n_activity=5625 dram_eff=0.02009
bk0: 23a 455911i bk1: 17a 455929i bk2: 16a 456018i bk3: 20a 455983i bk4: 17a 455945i bk5: 20a 455940i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110778
Bank_Level_Parallism_Col = 1.110331
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110331 

BW Util details:
bwutil = 0.000248 
total_CMD = 456121 
util_bw = 113 
Wasted_Col = 889 
Wasted_Row = 0 
Idle = 455119 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456002 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147549
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456015 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002192
n_activity=5695 dram_eff=0.01756
bk0: 14a 456013i bk1: 14a 455969i bk2: 17a 455948i bk3: 16a 455939i bk4: 20a 455976i bk5: 19a 455971i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359354
Bank_Level_Parallism_Col = 1.327470
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.327470 

BW Util details:
bwutil = 0.000219 
total_CMD = 456121 
util_bw = 100 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 455378 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456015 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00200385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456015 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002192
n_activity=4991 dram_eff=0.02004
bk0: 19a 455944i bk1: 16a 455917i bk2: 9a 456008i bk3: 15a 455943i bk4: 20a 455898i bk5: 21a 455959i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169869
Bank_Level_Parallism_Col = 1.145178
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145178 

BW Util details:
bwutil = 0.000219 
total_CMD = 456121 
util_bw = 100 
Wasted_Col = 889 
Wasted_Row = 0 
Idle = 455132 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456015 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00151933
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456002 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002477
n_activity=5848 dram_eff=0.01932
bk0: 20a 455953i bk1: 17a 455967i bk2: 16a 455971i bk3: 16a 455977i bk4: 23a 455947i bk5: 21a 455961i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198422
Bank_Level_Parallism_Col = 1.197055
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197055 

BW Util details:
bwutil = 0.000248 
total_CMD = 456121 
util_bw = 113 
Wasted_Col = 774 
Wasted_Row = 0 
Idle = 455234 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456002 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133517
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456121 n_nop=456019 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002105
n_activity=5017 dram_eff=0.01913
bk0: 14a 455981i bk1: 15a 456011i bk2: 9a 456022i bk3: 12a 455957i bk4: 21a 455921i bk5: 25a 455899i bk6: 0a 456121i bk7: 0a 456121i bk8: 0a 456121i bk9: 0a 456121i bk10: 0a 456121i bk11: 0a 456121i bk12: 0a 456121i bk13: 0a 456121i bk14: 0a 456121i bk15: 0a 456121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197445
Bank_Level_Parallism_Col = 1.163361
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163361 

BW Util details:
bwutil = 0.000210 
total_CMD = 456121 
util_bw = 96 
Wasted_Col = 765 
Wasted_Row = 0 
Idle = 455260 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 308 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456121 
n_nop = 456019 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 92, Miss_rate = 0.285, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 71, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 68, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 69, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 74, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 67, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 71, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 67, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 73, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 74, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 64, Miss_rate = 0.227, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 70, Miss_rate = 0.249, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 74, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 75, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 61, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 67, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 62, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 62, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 70, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 62, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 75, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 71, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 68, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 64, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 60, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 72, Miss_rate = 0.227, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 73, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 72, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 65, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 64, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2310
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 78182
Req_Network_injected_packets_per_cycle =       0.1231 
Req_Network_conflicts_per_cycle =       0.0174
Req_Network_conflicts_per_cycle_util =       0.2761
Req_Bank_Level_Parallism =       1.9476
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0071
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 78182
Reply_Network_injected_packets_per_cycle =        0.1231
Reply_Network_conflicts_per_cycle =        0.0187
Reply_Network_conflicts_per_cycle_util =       0.2906
Reply_Bank_Level_Parallism =       1.9105
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 31478 (inst/sec)
gpgpu_simulation_rate = 5212 (cycle/sec)
gpgpu_silicon_slowdown = 230237x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14071
gpu_sim_insn = 248289
gpu_ipc =      17.6454
gpu_tot_sim_cycle = 92253
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.8097
gpu_tot_issued_cta = 72
gpu_occupancy = 27.0989% 
gpu_tot_occupancy = 18.0561% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9798
partiton_level_parallism_total  =       0.2538
partiton_level_parallism_util =       2.5626
partiton_level_parallism_util_total  =       2.2682
L2_BW  =      37.6250 GB/Sec
L2_BW_total  =       9.7443 GB/Sec
gpu_total_sim_rate=40026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 14
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 66, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22131
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 738
	L1D_total_cache_reservation_fails = 2560
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 714
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2379
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17769	W0_Idle:345276	W0_Scoreboard:722877	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 22 
averagemflatency = 310 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3896 	91 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18442 	810 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21788 	1507 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21023 	2110 	268 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	51 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        734       733       688       676      5440      5407    none      none      none      none      none      none      none      none      none      none  
dram[1]:        696       695       689       683      5412      5449    none      none      none      none      none      none      none      none      none      none  
dram[2]:        741       746       686       675      5606      5582    none      none      none      none      none      none      none      none      none      none  
dram[3]:        720       718       677       672      5741      5562    none      none      none      none      none      none      none      none      none      none  
dram[4]:        710       702       678       671      5488      5629    none      none      none      none      none      none      none      none      none      none  
dram[5]:        723       712       677       687      5744      5406    none      none      none      none      none      none      none      none      none      none  
dram[6]:        702       712       697       695      5550      5332    none      none      none      none      none      none      none      none      none      none  
dram[7]:        725       724       673       688      5454      5512    none      none      none      none      none      none      none      none      none      none  
dram[8]:        713       726       664       672      5290      5547    none      none      none      none      none      none      none      none      none      none  
dram[9]:        689       709       651       673      5207      5729    none      none      none      none      none      none      none      none      none      none  
dram[10]:        695       700       674       693      5252      5635    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       718       658       703      5537      5413    none      none      none      none      none      none      none      none      none      none  
dram[12]:        721       708       677       689      8057      5959    none      none      none      none      none      none      none      none      none      none  
dram[13]:        725       704       677       683      5403      5532    none      none      none      none      none      none      none      none      none      none  
dram[14]:        717       713       676       675      5673      5476    none      none      none      none      none      none      none      none      none      none  
dram[15]:        684       712       678       686      5362      5923    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       713       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        709       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       712       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       711       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        712       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537937 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005035
n_activity=11261 dram_eff=0.02407
bk0: 49a 537919i bk1: 54a 537895i bk2: 56a 537947i bk3: 56a 538079i bk4: 28a 538057i bk5: 28a 537983i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178747
Bank_Level_Parallism_Col = 1.177840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177840 

BW Util details:
bwutil = 0.000504 
total_CMD = 538214 
util_bw = 271 
Wasted_Col = 1150 
Wasted_Row = 0 
Idle = 536793 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537937 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537950 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004794
n_activity=10972 dram_eff=0.02351
bk0: 54a 538011i bk1: 52a 537938i bk2: 51a 537981i bk3: 45a 537992i bk4: 28a 538002i bk5: 28a 537977i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067664
Bank_Level_Parallism_Col = 1.066536
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066536 

BW Util details:
bwutil = 0.000479 
total_CMD = 538214 
util_bw = 258 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 536677 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537950 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537958 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004645
n_activity=10204 dram_eff=0.0245
bk0: 53a 537959i bk1: 49a 537916i bk2: 49a 538020i bk3: 43a 537893i bk4: 28a 538044i bk5: 28a 537982i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197772
Bank_Level_Parallism_Col = 1.185056
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185056 

BW Util details:
bwutil = 0.000464 
total_CMD = 538214 
util_bw = 250 
Wasted_Col = 1186 
Wasted_Row = 0 
Idle = 536778 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537958 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537947 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004849
n_activity=10223 dram_eff=0.02553
bk0: 53a 537943i bk1: 58a 537971i bk2: 44a 538018i bk3: 50a 537859i bk4: 28a 537983i bk5: 28a 537989i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208955
Bank_Level_Parallism_Col = 1.189116
Bank_Level_Parallism_Ready = 1.003831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189116 

BW Util details:
bwutil = 0.000485 
total_CMD = 538214 
util_bw = 261 
Wasted_Col = 1213 
Wasted_Row = 0 
Idle = 536740 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537947 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00265508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537941 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004961
n_activity=11158 dram_eff=0.02393
bk0: 57a 537962i bk1: 58a 537914i bk2: 47a 537950i bk3: 49a 537917i bk4: 28a 538005i bk5: 28a 538035i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112649
Bank_Level_Parallism_Col = 1.112374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112374 

BW Util details:
bwutil = 0.000496 
total_CMD = 538214 
util_bw = 267 
Wasted_Col = 1322 
Wasted_Row = 0 
Idle = 536625 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 879 
rwq = 0 
CCDLc_limit_alone = 879 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537941 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537949 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004812
n_activity=11037 dram_eff=0.02347
bk0: 50a 537974i bk1: 56a 538060i bk2: 50a 538028i bk3: 47a 537933i bk4: 28a 537996i bk5: 28a 538026i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114682
Bank_Level_Parallism_Col = 1.113553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113553 

BW Util details:
bwutil = 0.000481 
total_CMD = 538214 
util_bw = 259 
Wasted_Col = 1110 
Wasted_Row = 0 
Idle = 536845 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 657 
rwq = 0 
CCDLc_limit_alone = 657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537949 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112037
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537948 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004831
n_activity=10148 dram_eff=0.02562
bk0: 56a 537979i bk1: 53a 537927i bk2: 52a 537951i bk3: 43a 538040i bk4: 28a 538025i bk5: 28a 537994i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139258
Bank_Level_Parallism_Col = 1.138246
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138246 

BW Util details:
bwutil = 0.000483 
total_CMD = 538214 
util_bw = 260 
Wasted_Col = 1169 
Wasted_Row = 0 
Idle = 536785 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537948 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000999602
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537948 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004831
n_activity=10671 dram_eff=0.02437
bk0: 57a 537922i bk1: 56a 537956i bk2: 42a 537996i bk3: 49a 538022i bk4: 28a 537994i bk5: 28a 537995i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284056
Bank_Level_Parallism_Col = 1.260667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260667 

BW Util details:
bwutil = 0.000483 
total_CMD = 538214 
util_bw = 260 
Wasted_Col = 1032 
Wasted_Row = 0 
Idle = 536922 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537948 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143252
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537954 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004719
n_activity=10246 dram_eff=0.02479
bk0: 52a 537952i bk1: 56a 537917i bk2: 46a 538007i bk3: 44a 537982i bk4: 28a 538005i bk5: 28a 537977i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117105
Bank_Level_Parallism_Col = 1.116832
Bank_Level_Parallism_Ready = 1.003937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116832 

BW Util details:
bwutil = 0.000472 
total_CMD = 538214 
util_bw = 254 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 536694 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537954 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013006
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537951 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004775
n_activity=10340 dram_eff=0.02485
bk0: 52a 537859i bk1: 54a 537931i bk2: 46a 538033i bk3: 49a 538000i bk4: 28a 538009i bk5: 28a 538010i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173343
Bank_Level_Parallism_Col = 1.155817
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155817 

BW Util details:
bwutil = 0.000478 
total_CMD = 538214 
util_bw = 257 
Wasted_Col = 1191 
Wasted_Row = 0 
Idle = 536766 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537951 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016722
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537944 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004905
n_activity=11201 dram_eff=0.02357
bk0: 55a 537967i bk1: 56a 537964i bk2: 47a 538022i bk3: 50a 538045i bk4: 28a 538010i bk5: 28a 538044i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126506
Bank_Level_Parallism_Col = 1.126228
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126228 

BW Util details:
bwutil = 0.000491 
total_CMD = 538214 
util_bw = 264 
Wasted_Col = 1064 
Wasted_Row = 0 
Idle = 536886 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537944 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00095501
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537948 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004831
n_activity=9942 dram_eff=0.02615
bk0: 57a 537875i bk1: 54a 537946i bk2: 45a 538042i bk3: 48a 537987i bk4: 28a 537979i bk5: 28a 537987i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099237
Bank_Level_Parallism_Col = 1.098915
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098915 

BW Util details:
bwutil = 0.000483 
total_CMD = 538214 
util_bw = 260 
Wasted_Col = 1312 
Wasted_Row = 0 
Idle = 536642 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537948 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152356
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537950 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004794
n_activity=10481 dram_eff=0.02462
bk0: 52a 537943i bk1: 52a 537964i bk2: 46a 537960i bk3: 53a 537828i bk4: 28a 538013i bk5: 27a 538043i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242025
Bank_Level_Parallism_Col = 1.225313
Bank_Level_Parallism_Ready = 1.003876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225313 

BW Util details:
bwutil = 0.000479 
total_CMD = 538214 
util_bw = 258 
Wasted_Col = 1184 
Wasted_Row = 0 
Idle = 536772 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537950 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0019639
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537945 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004887
n_activity=10157 dram_eff=0.02589
bk0: 54a 537973i bk1: 57a 537881i bk2: 48a 537973i bk3: 49a 537974i bk4: 27a 537963i bk5: 28a 538031i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136187
Bank_Level_Parallism_Col = 1.120286
Bank_Level_Parallism_Ready = 1.003802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120286 

BW Util details:
bwutil = 0.000489 
total_CMD = 538214 
util_bw = 263 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 536672 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 849 
rwq = 0 
CCDLc_limit_alone = 849 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537945 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148826
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537951 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004775
n_activity=10576 dram_eff=0.0243
bk0: 56a 537984i bk1: 56a 538000i bk2: 47a 537928i bk3: 43a 538026i bk4: 27a 538040i bk5: 28a 538048i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151216
Bank_Level_Parallism_Col = 1.150152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150152 

BW Util details:
bwutil = 0.000478 
total_CMD = 538214 
util_bw = 257 
Wasted_Col = 1059 
Wasted_Row = 0 
Idle = 536898 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 643 
rwq = 0 
CCDLc_limit_alone = 643 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537951 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0012207
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538214 n_nop=537960 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004608
n_activity=10515 dram_eff=0.02359
bk0: 51a 537978i bk1: 54a 537991i bk2: 45a 538060i bk3: 42a 538005i bk4: 28a 537996i bk5: 28a 537983i bk6: 0a 538214i bk7: 0a 538214i bk8: 0a 538214i bk9: 0a 538214i bk10: 0a 538214i bk11: 0a 538214i bk12: 0a 538214i bk13: 0a 538214i bk14: 0a 538214i bk15: 0a 538214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164877
Bank_Level_Parallism_Col = 1.142308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142308 

BW Util details:
bwutil = 0.000461 
total_CMD = 538214 
util_bw = 248 
Wasted_Col = 1056 
Wasted_Row = 0 
Idle = 536910 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538214 
n_nop = 537960 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 158, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 145, Miss_rate = 0.210, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 150, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 140, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 146, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 148, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 149, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 151, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 148, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 144, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 152, Miss_rate = 0.207, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 140, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 143, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 149, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 142, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 144, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 145, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 144, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 155, Miss_rate = 0.216, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 141, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 143, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 150, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 148, Miss_rate = 0.205, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 143, Miss_rate = 0.140, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 145, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 151, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 144, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 146, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 143, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 138, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 92253
Req_Network_injected_packets_per_cycle =       0.2538 
Req_Network_conflicts_per_cycle =       0.0220
Req_Network_conflicts_per_cycle_util =       0.1962
Req_Bank_Level_Parallism =       2.2682
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0068
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0079

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 92253
Reply_Network_injected_packets_per_cycle =        0.2538
Reply_Network_conflicts_per_cycle =        0.0777
Reply_Network_conflicts_per_cycle_util =       0.6674
Reply_Bank_Level_Parallism =       2.1803
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 40026 (inst/sec)
gpgpu_simulation_rate = 5125 (cycle/sec)
gpgpu_silicon_slowdown = 234146x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5212
gpu_sim_insn = 76900
gpu_ipc =      14.7544
gpu_tot_sim_cycle = 97465
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       8.1811
gpu_tot_issued_cta = 80
gpu_occupancy = 30.6650% 
gpu_tot_occupancy = 18.2887% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1228
partiton_level_parallism_total  =       0.2468
partiton_level_parallism_util =       3.3333
partiton_level_parallism_util_total  =       2.2876
L2_BW  =       4.7153 GB/Sec
L2_BW_total  =       9.4754 GB/Sec
gpu_total_sim_rate=41966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 14
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 66, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22643
	L1D_total_cache_miss_rate = 0.3748
	L1D_total_cache_pending_hits = 738
	L1D_total_cache_reservation_fails = 2560
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 714
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2379
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19425	W0_Idle:354631	W0_Scoreboard:730578	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 22 
averagemflatency = 310 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3896 	91 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18841 	1051 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22187 	1748 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21578 	2195 	268 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	51 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        734       733       688       676      5579      5555    none      none      none      none      none      none      none      none      none      none  
dram[1]:        696       695       689       683      5549      5588    none      none      none      none      none      none      none      none      none      none  
dram[2]:        741       746       686       675      5744      5730    none      none      none      none      none      none      none      none      none      none  
dram[3]:        720       718       677       672      5875      5702    none      none      none      none      none      none      none      none      none      none  
dram[4]:        710       702       678       671      5629      5776    none      none      none      none      none      none      none      none      none      none  
dram[5]:        723       712       677       687      5880      5544    none      none      none      none      none      none      none      none      none      none  
dram[6]:        702       712       697       695      5688      5479    none      none      none      none      none      none      none      none      none      none  
dram[7]:        725       724       673       688      5589      5649    none      none      none      none      none      none      none      none      none      none  
dram[8]:        713       726       664       672      5433      5697    none      none      none      none      none      none      none      none      none      none  
dram[9]:        689       709       651       673      5349      5868    none      none      none      none      none      none      none      none      none      none  
dram[10]:        695       700       674       693      5392      5786    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       718       658       703      5678      5553    none      none      none      none      none      none      none      none      none      none  
dram[12]:        721       708       677       689      9382      6122    none      none      none      none      none      none      none      none      none      none  
dram[13]:        725       704       677       683      5544      5674    none      none      none      none      none      none      none      none      none      none  
dram[14]:        717       713       676       675      5821      5635    none      none      none      none      none      none      none      none      none      none  
dram[15]:        684       712       678       686      5497      6066    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       713       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        709       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       712       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       711       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        712       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568345 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004766
n_activity=11261 dram_eff=0.02407
bk0: 49a 568327i bk1: 54a 568303i bk2: 56a 568355i bk3: 56a 568487i bk4: 28a 568465i bk5: 28a 568391i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178747
Bank_Level_Parallism_Col = 1.177840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177840 

BW Util details:
bwutil = 0.000477 
total_CMD = 568622 
util_bw = 271 
Wasted_Col = 1150 
Wasted_Row = 0 
Idle = 567201 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568345 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568358 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004537
n_activity=10972 dram_eff=0.02351
bk0: 54a 568419i bk1: 52a 568346i bk2: 51a 568389i bk3: 45a 568400i bk4: 28a 568410i bk5: 28a 568385i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067664
Bank_Level_Parallism_Col = 1.066536
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066536 

BW Util details:
bwutil = 0.000454 
total_CMD = 568622 
util_bw = 258 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 567085 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568358 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120994
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568366 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004397
n_activity=10204 dram_eff=0.0245
bk0: 53a 568367i bk1: 49a 568324i bk2: 49a 568428i bk3: 43a 568301i bk4: 28a 568452i bk5: 28a 568390i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197772
Bank_Level_Parallism_Col = 1.185056
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185056 

BW Util details:
bwutil = 0.000440 
total_CMD = 568622 
util_bw = 250 
Wasted_Col = 1186 
Wasted_Row = 0 
Idle = 567186 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568366 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132777
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568355 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000459
n_activity=10223 dram_eff=0.02553
bk0: 53a 568351i bk1: 58a 568379i bk2: 44a 568426i bk3: 50a 568267i bk4: 28a 568391i bk5: 28a 568397i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208955
Bank_Level_Parallism_Col = 1.189116
Bank_Level_Parallism_Ready = 1.003831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189116 

BW Util details:
bwutil = 0.000459 
total_CMD = 568622 
util_bw = 261 
Wasted_Col = 1213 
Wasted_Row = 0 
Idle = 567148 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568355 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00251309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568349 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004696
n_activity=11158 dram_eff=0.02393
bk0: 57a 568370i bk1: 58a 568322i bk2: 47a 568358i bk3: 49a 568325i bk4: 28a 568413i bk5: 28a 568443i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112649
Bank_Level_Parallism_Col = 1.112374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112374 

BW Util details:
bwutil = 0.000470 
total_CMD = 568622 
util_bw = 267 
Wasted_Col = 1322 
Wasted_Row = 0 
Idle = 567033 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 879 
rwq = 0 
CCDLc_limit_alone = 879 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568349 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568357 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004555
n_activity=11037 dram_eff=0.02347
bk0: 50a 568382i bk1: 56a 568468i bk2: 50a 568436i bk3: 47a 568341i bk4: 28a 568404i bk5: 28a 568434i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114682
Bank_Level_Parallism_Col = 1.113553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113553 

BW Util details:
bwutil = 0.000455 
total_CMD = 568622 
util_bw = 259 
Wasted_Col = 1110 
Wasted_Row = 0 
Idle = 567253 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 657 
rwq = 0 
CCDLc_limit_alone = 657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568357 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568356 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004572
n_activity=10148 dram_eff=0.02562
bk0: 56a 568387i bk1: 53a 568335i bk2: 52a 568359i bk3: 43a 568448i bk4: 28a 568433i bk5: 28a 568402i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139258
Bank_Level_Parallism_Col = 1.138246
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138246 

BW Util details:
bwutil = 0.000457 
total_CMD = 568622 
util_bw = 260 
Wasted_Col = 1169 
Wasted_Row = 0 
Idle = 567193 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568356 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000946147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568356 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004572
n_activity=10671 dram_eff=0.02437
bk0: 57a 568330i bk1: 56a 568364i bk2: 42a 568404i bk3: 49a 568430i bk4: 28a 568402i bk5: 28a 568403i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284056
Bank_Level_Parallism_Col = 1.260667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260667 

BW Util details:
bwutil = 0.000457 
total_CMD = 568622 
util_bw = 260 
Wasted_Col = 1032 
Wasted_Row = 0 
Idle = 567330 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568356 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135591
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568362 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004467
n_activity=10246 dram_eff=0.02479
bk0: 52a 568360i bk1: 56a 568325i bk2: 46a 568415i bk3: 44a 568390i bk4: 28a 568413i bk5: 28a 568385i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117105
Bank_Level_Parallism_Col = 1.116832
Bank_Level_Parallism_Ready = 1.003937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116832 

BW Util details:
bwutil = 0.000447 
total_CMD = 568622 
util_bw = 254 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 567102 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568362 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123105
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568359 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000452
n_activity=10340 dram_eff=0.02485
bk0: 52a 568267i bk1: 54a 568339i bk2: 46a 568441i bk3: 49a 568408i bk4: 28a 568417i bk5: 28a 568418i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173343
Bank_Level_Parallism_Col = 1.155817
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155817 

BW Util details:
bwutil = 0.000452 
total_CMD = 568622 
util_bw = 257 
Wasted_Col = 1191 
Wasted_Row = 0 
Idle = 567174 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568359 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158277
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568352 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004643
n_activity=11201 dram_eff=0.02357
bk0: 55a 568375i bk1: 56a 568372i bk2: 47a 568430i bk3: 50a 568453i bk4: 28a 568418i bk5: 28a 568452i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126506
Bank_Level_Parallism_Col = 1.126228
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126228 

BW Util details:
bwutil = 0.000464 
total_CMD = 568622 
util_bw = 264 
Wasted_Col = 1064 
Wasted_Row = 0 
Idle = 567294 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568352 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00090394
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568356 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004572
n_activity=9942 dram_eff=0.02615
bk0: 57a 568283i bk1: 54a 568354i bk2: 45a 568450i bk3: 48a 568395i bk4: 28a 568387i bk5: 28a 568395i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099237
Bank_Level_Parallism_Col = 1.098915
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098915 

BW Util details:
bwutil = 0.000457 
total_CMD = 568622 
util_bw = 260 
Wasted_Col = 1312 
Wasted_Row = 0 
Idle = 567050 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568356 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144208
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568358 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004537
n_activity=10481 dram_eff=0.02462
bk0: 52a 568351i bk1: 52a 568372i bk2: 46a 568368i bk3: 53a 568236i bk4: 28a 568421i bk5: 27a 568451i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242025
Bank_Level_Parallism_Col = 1.225313
Bank_Level_Parallism_Ready = 1.003876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225313 

BW Util details:
bwutil = 0.000454 
total_CMD = 568622 
util_bw = 258 
Wasted_Col = 1184 
Wasted_Row = 0 
Idle = 567180 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568358 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00185888
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568353 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004625
n_activity=10157 dram_eff=0.02589
bk0: 54a 568381i bk1: 57a 568289i bk2: 48a 568381i bk3: 49a 568382i bk4: 27a 568371i bk5: 28a 568439i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136187
Bank_Level_Parallism_Col = 1.120286
Bank_Level_Parallism_Ready = 1.003802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120286 

BW Util details:
bwutil = 0.000463 
total_CMD = 568622 
util_bw = 263 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 567080 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 849 
rwq = 0 
CCDLc_limit_alone = 849 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568353 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140867
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568359 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000452
n_activity=10576 dram_eff=0.0243
bk0: 56a 568392i bk1: 56a 568408i bk2: 47a 568336i bk3: 43a 568434i bk4: 27a 568448i bk5: 28a 568456i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151216
Bank_Level_Parallism_Col = 1.150152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150152 

BW Util details:
bwutil = 0.000452 
total_CMD = 568622 
util_bw = 257 
Wasted_Col = 1059 
Wasted_Row = 0 
Idle = 567306 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 643 
rwq = 0 
CCDLc_limit_alone = 643 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568359 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115542
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568622 n_nop=568368 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004361
n_activity=10515 dram_eff=0.02359
bk0: 51a 568386i bk1: 54a 568399i bk2: 45a 568468i bk3: 42a 568413i bk4: 28a 568404i bk5: 28a 568391i bk6: 0a 568622i bk7: 0a 568622i bk8: 0a 568622i bk9: 0a 568622i bk10: 0a 568622i bk11: 0a 568622i bk12: 0a 568622i bk13: 0a 568622i bk14: 0a 568622i bk15: 0a 568622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164877
Bank_Level_Parallism_Col = 1.142308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142308 

BW Util details:
bwutil = 0.000436 
total_CMD = 568622 
util_bw = 248 
Wasted_Col = 1056 
Wasted_Row = 0 
Idle = 567318 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568622 
n_nop = 568368 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 158, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 145, Miss_rate = 0.205, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 140, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 150, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 144, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 140, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 146, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 148, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 149, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 151, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 148, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 152, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 143, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 149, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 142, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 144, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 145, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 144, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 155, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 141, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 143, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 150, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 148, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 143, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 145, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 151, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 144, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 146, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 143, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 138, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 97465
Req_Network_injected_packets_per_cycle =       0.2468 
Req_Network_conflicts_per_cycle =       0.0266
Req_Network_conflicts_per_cycle_util =       0.2470
Req_Bank_Level_Parallism =       2.2876
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0092
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 97465
Reply_Network_injected_packets_per_cycle =        0.2468
Reply_Network_conflicts_per_cycle =        0.0754
Reply_Network_conflicts_per_cycle_util =       0.6723
Reply_Bank_Level_Parallism =       2.2002
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 41966 (inst/sec)
gpgpu_simulation_rate = 5129 (cycle/sec)
gpgpu_silicon_slowdown = 233963x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11502
gpu_sim_insn = 235345
gpu_ipc =      20.4612
gpu_tot_sim_cycle = 108967
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.4773
gpu_tot_issued_cta = 88
gpu_occupancy = 26.5629% 
gpu_tot_occupancy = 19.4999% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5572
partiton_level_parallism_total  =       0.2795
partiton_level_parallism_util =       2.3511
partiton_level_parallism_util_total  =       2.3007
L2_BW  =      21.3968 GB/Sec
L2_BW_total  =      10.7338 GB/Sec
gpu_total_sim_rate=49177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 59, Reservation_fails = 274
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 59, Reservation_fails = 277
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 72, Reservation_fails = 322
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 290
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 64, Reservation_fails = 262
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 72, Reservation_fails = 309
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 98, Reservation_fails = 319
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 356
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 66, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28878
	L1D_total_cache_miss_rate = 0.3309
	L1D_total_cache_pending_hits = 1282
	L1D_total_cache_reservation_fails = 4955
	L1D_cache_data_port_util = 0.162
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1255
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31638	W0_Idle:372223	W0_Scoreboard:879001	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 43 
averagemflatency = 307 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4731 	97 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23523 	1937 	4999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27555 	2589 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26866 	2898 	591 	95 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        894       891       808       815      6503      6648    none      none      none      none      none      none      none      none      none      none  
dram[1]:        861       853       806       773      6402      6688    none      none      none      none      none      none      none      none      none      none  
dram[2]:        894       886       816       773      6569      6535    none      none      none      none      none      none      none      none      none      none  
dram[3]:        865       872       779       795      6602      6474    none      none      none      none      none      none      none      none      none      none  
dram[4]:        899       886       800       782      6619      6649    none      none      none      none      none      none      none      none      none      none  
dram[5]:        864       897       810       813      6837      6265    none      none      none      none      none      none      none      none      none      none  
dram[6]:        903       883       827       804      6506      6395    none      none      none      none      none      none      none      none      none      none  
dram[7]:        900       876       747       796      6572      6549    none      none      none      none      none      none      none      none      none      none  
dram[8]:        880       902       762       780      6281      6518    none      none      none      none      none      none      none      none      none      none  
dram[9]:        859       893       768       778      6075      6590    none      none      none      none      none      none      none      none      none      none  
dram[10]:        886       892       786       787      6283      6581    none      none      none      none      none      none      none      none      none      none  
dram[11]:        896       877       768       791      6443      6412    none      none      none      none      none      none      none      none      none      none  
dram[12]:        888       866       762       801     10266      7168    none      none      none      none      none      none      none      none      none      none  
dram[13]:        891       904       775       799      6402      6453    none      none      none      none      none      none      none      none      none      none  
dram[14]:        910       878       773       759      6371      6253    none      none      none      none      none      none      none      none      none      none  
dram[15]:        862       877       795       796      6288      6726    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       721       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       721       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=13323 dram_eff=0.02342
bk0: 64a 635414i bk1: 64a 635404i bk2: 64a 635459i bk3: 64a 635591i bk4: 28a 635569i bk5: 28a 635495i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171390
Bank_Level_Parallism_Col = 1.170501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170501 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 634244 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000931219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=13285 dram_eff=0.02349
bk0: 64a 635519i bk1: 64a 635438i bk2: 64a 635443i bk3: 64a 635439i bk4: 28a 635514i bk5: 28a 635489i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.063084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063084 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1404 
Wasted_Row = 0 
Idle = 634010 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=13069 dram_eff=0.02387
bk0: 64a 635471i bk1: 64a 635428i bk2: 64a 635463i bk3: 64a 635383i bk4: 28a 635556i bk5: 28a 635494i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179471
Bank_Level_Parallism_Col = 1.167929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167929 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 634138 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12501 dram_eff=0.02496
bk0: 64a 635437i bk1: 64a 635483i bk2: 64a 635458i bk3: 64a 635368i bk4: 28a 635495i bk5: 28a 635501i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194789
Bank_Level_Parallism_Col = 1.176617
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176617 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1300 
Wasted_Row = 0 
Idle = 634114 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00227456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12917 dram_eff=0.02415
bk0: 64a 635460i bk1: 64a 635404i bk2: 64a 635411i bk3: 64a 635392i bk4: 28a 635517i bk5: 28a 635547i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101820
Bank_Level_Parallism_Col = 1.101540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101540 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 633968 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635409 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=13446 dram_eff=0.02313
bk0: 64a 635474i bk1: 64a 635570i bk2: 63a 635510i bk3: 64a 635433i bk4: 28a 635508i bk5: 28a 635538i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107046
Bank_Level_Parallism_Col = 1.105978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105978 

BW Util details:
bwutil = 0.000489 
total_CMD = 635726 
util_bw = 311 
Wasted_Col = 1165 
Wasted_Row = 0 
Idle = 634250 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635409 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000954814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12058 dram_eff=0.02587
bk0: 64a 635474i bk1: 64a 635420i bk2: 64a 635449i bk3: 64a 635460i bk4: 28a 635537i bk5: 28a 635506i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141604
Bank_Level_Parallism_Col = 1.140704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140704 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 634130 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000890321
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635409 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=12858 dram_eff=0.02419
bk0: 64a 635425i bk1: 64a 635459i bk2: 64a 635404i bk3: 63a 635525i bk4: 28a 635506i bk5: 28a 635507i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249830
Bank_Level_Parallism_Col = 1.229252
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229252 

BW Util details:
bwutil = 0.000489 
total_CMD = 635726 
util_bw = 311 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 634253 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635409 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123953
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12627 dram_eff=0.02471
bk0: 64a 635448i bk1: 64a 635410i bk2: 64a 635507i bk3: 64a 635425i bk4: 28a 635517i bk5: 28a 635489i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105077
Bank_Level_Parallism_Col = 1.104796
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104796 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 634032 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12513 dram_eff=0.02493
bk0: 64a 635362i bk1: 64a 635440i bk2: 64a 635517i bk3: 64a 635498i bk4: 28a 635521i bk5: 28a 635522i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161954
Bank_Level_Parallism_Col = 1.145619
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145619 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 634170 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 854 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014157
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635409 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=13283 dram_eff=0.02341
bk0: 64a 635458i bk1: 64a 635467i bk2: 63a 635484i bk3: 64a 635543i bk4: 28a 635522i bk5: 28a 635556i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114364
Bank_Level_Parallism_Col = 1.114071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114071 

BW Util details:
bwutil = 0.000489 
total_CMD = 635726 
util_bw = 311 
Wasted_Col = 1158 
Wasted_Row = 0 
Idle = 634257 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635409 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000830546
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12093 dram_eff=0.0258
bk0: 64a 635387i bk1: 64a 635455i bk2: 64a 635492i bk3: 64a 635483i bk4: 28a 635491i bk5: 28a 635499i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092136
Bank_Level_Parallism_Col = 1.091819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091819 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 634022 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129301
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635409 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=12893 dram_eff=0.02412
bk0: 64a 635422i bk1: 64a 635437i bk2: 64a 635445i bk3: 64a 635303i bk4: 28a 635525i bk5: 27a 635555i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234414
Bank_Level_Parallism_Col = 1.219375
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219375 

BW Util details:
bwutil = 0.000489 
total_CMD = 635726 
util_bw = 311 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 634122 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635409 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0016957
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12521 dram_eff=0.02492
bk0: 64a 635476i bk1: 64a 635393i bk2: 64a 635456i bk3: 64a 635449i bk4: 28a 635475i bk5: 28a 635543i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126050
Bank_Level_Parallism_Col = 1.111312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111312 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1354 
Wasted_Row = 0 
Idle = 634060 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126312
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=12430 dram_eff=0.0251
bk0: 64a 635496i bk1: 64a 635503i bk2: 64a 635367i bk3: 64a 635478i bk4: 28a 635552i bk5: 28a 635560i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133775
Bank_Level_Parallism_Col = 1.132802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132802 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1198 
Wasted_Row = 0 
Idle = 634216 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106335
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635726 n_nop=635408 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004908
n_activity=13292 dram_eff=0.02347
bk0: 64a 635470i bk1: 64a 635494i bk2: 64a 635531i bk3: 64a 635470i bk4: 28a 635508i bk5: 28a 635495i bk6: 0a 635726i bk7: 0a 635726i bk8: 0a 635726i bk9: 0a 635726i bk10: 0a 635726i bk11: 0a 635726i bk12: 0a 635726i bk13: 0a 635726i bk14: 0a 635726i bk15: 0a 635726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153324
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000491 
total_CMD = 635726 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 634252 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635726 
n_nop = 635408 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 172, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 172, Miss_rate = 0.181, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 172, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 173, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 173, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 173, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 172, Miss_rate = 0.185, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 172, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 171, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 172, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 173, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 171, Miss_rate = 0.189, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 171, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 172, Miss_rate = 0.186, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 171, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 173, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 172, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 173, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 172, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 173, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 173, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1809
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 108967
Req_Network_injected_packets_per_cycle =       0.2795 
Req_Network_conflicts_per_cycle =       0.0269
Req_Network_conflicts_per_cycle_util =       0.2213
Req_Bank_Level_Parallism =       2.3007
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0087
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 108967
Reply_Network_injected_packets_per_cycle =        0.2795
Reply_Network_conflicts_per_cycle =        0.0978
Reply_Network_conflicts_per_cycle_util =       0.7743
Reply_Bank_Level_Parallism =       2.2129
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0074
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 49177 (inst/sec)
gpgpu_simulation_rate = 5188 (cycle/sec)
gpgpu_silicon_slowdown = 231303x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5203
gpu_sim_insn = 52582
gpu_ipc =      10.1061
gpu_tot_sim_cycle = 114170
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.5060
gpu_tot_issued_cta = 96
gpu_occupancy = 29.0522% 
gpu_tot_occupancy = 19.6451% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1092
partiton_level_parallism_total  =       0.2718
partiton_level_parallism_util =       3.1732
partiton_level_parallism_util_total  =       2.3123
L2_BW  =       4.1920 GB/Sec
L2_BW_total  =      10.4356 GB/Sec
gpu_total_sim_rate=49331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 59, Reservation_fails = 274
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 59, Reservation_fails = 277
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 72, Reservation_fails = 322
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 290
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 64, Reservation_fails = 262
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 72, Reservation_fails = 309
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 98, Reservation_fails = 319
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 356
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 66, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29336
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1282
	L1D_total_cache_reservation_fails = 4955
	L1D_cache_data_port_util = 0.160
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1255
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33119	W0_Idle:381462	W0_Scoreboard:886831	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 43 
averagemflatency = 306 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4731 	97 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23896 	2132 	4999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27938 	2774 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27322 	3009 	592 	95 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        894       891       808       815      6610      6788    none      none      none      none      none      none      none      none      none      none  
dram[1]:        861       853       806       773      6540      6817    none      none      none      none      none      none      none      none      none      none  
dram[2]:        894       886       816       773      6693      6664    none      none      none      none      none      none      none      none      none      none  
dram[3]:        865       872       779       795      6742      6594    none      none      none      none      none      none      none      none      none      none  
dram[4]:        899       886       800       782      6752      6768    none      none      none      none      none      none      none      none      none      none  
dram[5]:        864       897       810       813      6973      6393    none      none      none      none      none      none      none      none      none      none  
dram[6]:        903       883       827       804      6629      6512    none      none      none      none      none      none      none      none      none      none  
dram[7]:        900       876       747       796      6708      6669    none      none      none      none      none      none      none      none      none      none  
dram[8]:        880       902       762       780      6421      6626    none      none      none      none      none      none      none      none      none      none  
dram[9]:        859       893       768       778      6187      6708    none      none      none      none      none      none      none      none      none      none  
dram[10]:        886       892       786       787      6423      6678    none      none      none      none      none      none      none      none      none      none  
dram[11]:        896       877       768       791      6555      6540    none      none      none      none      none      none      none      none      none      none  
dram[12]:        888       866       762       801     11419      7320    none      none      none      none      none      none      none      none      none      none  
dram[13]:        891       904       775       799      6534      6576    none      none      none      none      none      none      none      none      none      none  
dram[14]:        910       878       773       759      6498      6388    none      none      none      none      none      none      none      none      none      none  
dram[15]:        862       877       795       796      6412      6858    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       721       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       721       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13323 dram_eff=0.02342
bk0: 64a 665769i bk1: 64a 665759i bk2: 64a 665814i bk3: 64a 665946i bk4: 28a 665924i bk5: 28a 665850i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171390
Bank_Level_Parallism_Col = 1.170501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170501 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 664599 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000888781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13285 dram_eff=0.02349
bk0: 64a 665874i bk1: 64a 665793i bk2: 64a 665798i bk3: 64a 665794i bk4: 28a 665869i bk5: 28a 665844i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.063084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063084 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1404 
Wasted_Row = 0 
Idle = 664365 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13069 dram_eff=0.02387
bk0: 64a 665826i bk1: 64a 665783i bk2: 64a 665818i bk3: 64a 665738i bk4: 28a 665911i bk5: 28a 665849i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179471
Bank_Level_Parallism_Col = 1.167929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167929 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 664493 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12501 dram_eff=0.02496
bk0: 64a 665792i bk1: 64a 665838i bk2: 64a 665813i bk3: 64a 665723i bk4: 28a 665850i bk5: 28a 665856i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194789
Bank_Level_Parallism_Col = 1.176617
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176617 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1300 
Wasted_Row = 0 
Idle = 664469 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00217091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12917 dram_eff=0.02415
bk0: 64a 665815i bk1: 64a 665759i bk2: 64a 665766i bk3: 64a 665747i bk4: 28a 665872i bk5: 28a 665902i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101820
Bank_Level_Parallism_Col = 1.101540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101540 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 664323 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119205
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665764 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=13446 dram_eff=0.02313
bk0: 64a 665829i bk1: 64a 665925i bk2: 63a 665865i bk3: 64a 665788i bk4: 28a 665863i bk5: 28a 665893i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107046
Bank_Level_Parallism_Col = 1.105978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105978 

BW Util details:
bwutil = 0.000467 
total_CMD = 666081 
util_bw = 311 
Wasted_Col = 1165 
Wasted_Row = 0 
Idle = 664605 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665764 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000911301
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12058 dram_eff=0.02587
bk0: 64a 665829i bk1: 64a 665775i bk2: 64a 665804i bk3: 64a 665815i bk4: 28a 665892i bk5: 28a 665861i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141604
Bank_Level_Parallism_Col = 1.140704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140704 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 664485 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000849747
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665764 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=12858 dram_eff=0.02419
bk0: 64a 665780i bk1: 64a 665814i bk2: 64a 665759i bk3: 63a 665880i bk4: 28a 665861i bk5: 28a 665862i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249830
Bank_Level_Parallism_Col = 1.229252
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229252 

BW Util details:
bwutil = 0.000467 
total_CMD = 666081 
util_bw = 311 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 664608 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665764 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118304
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12627 dram_eff=0.02471
bk0: 64a 665803i bk1: 64a 665765i bk2: 64a 665862i bk3: 64a 665780i bk4: 28a 665872i bk5: 28a 665844i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105077
Bank_Level_Parallism_Col = 1.104796
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104796 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 664387 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106293
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12513 dram_eff=0.02493
bk0: 64a 665717i bk1: 64a 665795i bk2: 64a 665872i bk3: 64a 665853i bk4: 28a 665876i bk5: 28a 665877i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161954
Bank_Level_Parallism_Col = 1.145619
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145619 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 664525 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 854 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665764 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=13283 dram_eff=0.02341
bk0: 64a 665813i bk1: 64a 665822i bk2: 63a 665839i bk3: 64a 665898i bk4: 28a 665877i bk5: 28a 665911i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114364
Bank_Level_Parallism_Col = 1.114071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114071 

BW Util details:
bwutil = 0.000467 
total_CMD = 666081 
util_bw = 311 
Wasted_Col = 1158 
Wasted_Row = 0 
Idle = 664612 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665764 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000792696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12093 dram_eff=0.0258
bk0: 64a 665742i bk1: 64a 665810i bk2: 64a 665847i bk3: 64a 665838i bk4: 28a 665846i bk5: 28a 665854i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092136
Bank_Level_Parallism_Col = 1.091819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091819 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 664377 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123408
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665764 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=12893 dram_eff=0.02412
bk0: 64a 665777i bk1: 64a 665792i bk2: 64a 665800i bk3: 64a 665658i bk4: 28a 665880i bk5: 27a 665910i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234414
Bank_Level_Parallism_Col = 1.219375
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219375 

BW Util details:
bwutil = 0.000467 
total_CMD = 666081 
util_bw = 311 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 664477 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665764 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00161842
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12521 dram_eff=0.02492
bk0: 64a 665831i bk1: 64a 665748i bk2: 64a 665811i bk3: 64a 665804i bk4: 28a 665830i bk5: 28a 665898i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126050
Bank_Level_Parallism_Col = 1.111312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111312 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1354 
Wasted_Row = 0 
Idle = 664415 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120556
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12430 dram_eff=0.0251
bk0: 64a 665851i bk1: 64a 665858i bk2: 64a 665722i bk3: 64a 665833i bk4: 28a 665907i bk5: 28a 665915i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133775
Bank_Level_Parallism_Col = 1.132802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132802 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1198 
Wasted_Row = 0 
Idle = 664571 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101489
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666081 n_nop=665763 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13292 dram_eff=0.02347
bk0: 64a 665825i bk1: 64a 665849i bk2: 64a 665886i bk3: 64a 665825i bk4: 28a 665863i bk5: 28a 665850i bk6: 0a 666081i bk7: 0a 666081i bk8: 0a 666081i bk9: 0a 666081i bk10: 0a 666081i bk11: 0a 666081i bk12: 0a 666081i bk13: 0a 666081i bk14: 0a 666081i bk15: 0a 666081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153324
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000468 
total_CMD = 666081 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 664607 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666081 
n_nop = 665763 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 172, Miss_rate = 0.178, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 172, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 173, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 173, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 173, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 172, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 173, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 172, Miss_rate = 0.174, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 172, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 171, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 172, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 172, Miss_rate = 0.188, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 173, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 171, Miss_rate = 0.186, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 171, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 173, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 171, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 173, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 173, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 172, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 173, Miss_rate = 0.186, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 173, Miss_rate = 0.181, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1776
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 114170
Req_Network_injected_packets_per_cycle =       0.2718 
Req_Network_conflicts_per_cycle =       0.0302
Req_Network_conflicts_per_cycle_util =       0.2570
Req_Bank_Level_Parallism =       2.3123
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0102
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 114170
Reply_Network_injected_packets_per_cycle =        0.2718
Reply_Network_conflicts_per_cycle =        0.0952
Reply_Network_conflicts_per_cycle_util =       0.7794
Reply_Bank_Level_Parallism =       2.2248
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0072
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 49331 (inst/sec)
gpgpu_simulation_rate = 5189 (cycle/sec)
gpgpu_silicon_slowdown = 231258x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8192
gpu_sim_insn = 60069
gpu_ipc =       7.3326
gpu_tot_sim_cycle = 122362
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.3605
gpu_tot_issued_cta = 104
gpu_occupancy = 20.2663% 
gpu_tot_occupancy = 19.6881% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1642
partiton_level_parallism_total  =       0.2646
partiton_level_parallism_util =       2.2013
partiton_level_parallism_util_total  =       2.3075
L2_BW  =       6.3047 GB/Sec
L2_BW_total  =      10.1591 GB/Sec
gpu_total_sim_rate=47723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 59, Reservation_fails = 274
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 59, Reservation_fails = 277
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 72, Reservation_fails = 322
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 290
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 64, Reservation_fails = 262
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 72, Reservation_fails = 309
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 98, Reservation_fails = 319
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 356
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 74, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5582, Miss = 1832, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30571
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 1336
	L1D_total_cache_reservation_fails = 4955
	L1D_cache_data_port_util = 0.152
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1309
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40575	W0_Idle:396020	W0_Scoreboard:961263	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 43 
averagemflatency = 303 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4734 	97 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25230 	2140 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29283 	2774 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28552 	3102 	613 	96 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       928       845       830      6820      7015    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       839       796      6775      7069    none      none      none      none      none      none      none      none      none      none  
dram[2]:        924       938       827       799      6919      6841    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       804       817      7001      6828    none      none      none      none      none      none      none      none      none      none  
dram[4]:        929       927       819       797      6961      7028    none      none      none      none      none      none      none      none      none      none  
dram[5]:        913       934       836       849      7225      6569    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       853       823      6821      6772    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       925       773       804      6918      6886    none      none      none      none      none      none      none      none      none      none  
dram[8]:        906       936       813       795      6639      6802    none      none      none      none      none      none      none      none      none      none  
dram[9]:        911       912       801       807      6388      6909    none      none      none      none      none      none      none      none      none      none  
dram[10]:        927       933       816       809      6674      6879    none      none      none      none      none      none      none      none      none      none  
dram[11]:        945       923       787       806      6797      6715    none      none      none      none      none      none      none      none      none      none  
dram[12]:        941       889       784       827     11628      7529    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       801       824      6710      6819    none      none      none      none      none      none      none      none      none      none  
dram[14]:        952       890       799       785      6733      6606    none      none      none      none      none      none      none      none      none      none  
dram[15]:        892       925       803       811      6596      7050    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       721       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       721       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=13323 dram_eff=0.02342
bk0: 64a 713563i bk1: 64a 713553i bk2: 64a 713608i bk3: 64a 713740i bk4: 28a 713718i bk5: 28a 713644i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171390
Bank_Level_Parallism_Col = 1.170501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170501 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 712393 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000829277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=13285 dram_eff=0.02349
bk0: 64a 713668i bk1: 64a 713587i bk2: 64a 713592i bk3: 64a 713588i bk4: 28a 713663i bk5: 28a 713638i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.063084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063084 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1404 
Wasted_Row = 0 
Idle = 712159 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000981965
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=13069 dram_eff=0.02387
bk0: 64a 713620i bk1: 64a 713577i bk2: 64a 713612i bk3: 64a 713532i bk4: 28a 713705i bk5: 28a 713643i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179471
Bank_Level_Parallism_Col = 1.167929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167929 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 712287 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12501 dram_eff=0.02496
bk0: 64a 713586i bk1: 64a 713632i bk2: 64a 713607i bk3: 64a 713517i bk4: 28a 713644i bk5: 28a 713650i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194789
Bank_Level_Parallism_Col = 1.176617
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176617 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1300 
Wasted_Row = 0 
Idle = 712263 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00202556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12917 dram_eff=0.02415
bk0: 64a 713609i bk1: 64a 713553i bk2: 64a 713560i bk3: 64a 713541i bk4: 28a 713666i bk5: 28a 713696i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101820
Bank_Level_Parallism_Col = 1.101540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101540 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 712117 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=13533 dram_eff=0.02305
bk0: 64a 713623i bk1: 64a 713719i bk2: 64a 713659i bk3: 64a 713582i bk4: 28a 713657i bk5: 28a 713687i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106974
Bank_Level_Parallism_Col = 1.105906
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105906 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1165 
Wasted_Row = 0 
Idle = 712398 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000850289
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12058 dram_eff=0.02587
bk0: 64a 713623i bk1: 64a 713569i bk2: 64a 713598i bk3: 64a 713609i bk4: 28a 713686i bk5: 28a 713655i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141604
Bank_Level_Parallism_Col = 1.140704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140704 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 712279 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000792856
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12945 dram_eff=0.0241
bk0: 64a 713574i bk1: 64a 713608i bk2: 64a 713553i bk3: 64a 713674i bk4: 28a 713655i bk5: 28a 713656i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249661
Bank_Level_Parallism_Col = 1.229096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229096 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 712401 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110383
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12627 dram_eff=0.02471
bk0: 64a 713597i bk1: 64a 713559i bk2: 64a 713656i bk3: 64a 713574i bk4: 28a 713666i bk5: 28a 713638i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105077
Bank_Level_Parallism_Col = 1.104796
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104796 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 712181 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00099177
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12513 dram_eff=0.02493
bk0: 64a 713511i bk1: 64a 713589i bk2: 64a 713666i bk3: 64a 713647i bk4: 28a 713670i bk5: 28a 713671i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161954
Bank_Level_Parallism_Col = 1.145619
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145619 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 712319 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 854 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=13370 dram_eff=0.02334
bk0: 64a 713607i bk1: 64a 713616i bk2: 64a 713633i bk3: 64a 713692i bk4: 28a 713671i bk5: 28a 713705i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114286
Bank_Level_Parallism_Col = 1.113993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113993 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1158 
Wasted_Row = 0 
Idle = 712405 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000739625
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12093 dram_eff=0.0258
bk0: 64a 713536i bk1: 64a 713604i bk2: 64a 713641i bk3: 64a 713632i bk4: 28a 713640i bk5: 28a 713648i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092136
Bank_Level_Parallism_Col = 1.091819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091819 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 712171 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115146
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713558 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004357
n_activity=12893 dram_eff=0.02412
bk0: 64a 713571i bk1: 64a 713586i bk2: 64a 713594i bk3: 64a 713452i bk4: 28a 713674i bk5: 27a 713704i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234414
Bank_Level_Parallism_Col = 1.219375
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219375 

BW Util details:
bwutil = 0.000436 
total_CMD = 713875 
util_bw = 311 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 712271 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713558 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00151007
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12521 dram_eff=0.02492
bk0: 64a 713625i bk1: 64a 713542i bk2: 64a 713605i bk3: 64a 713598i bk4: 28a 713624i bk5: 28a 713692i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126050
Bank_Level_Parallism_Col = 1.111312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111312 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1354 
Wasted_Row = 0 
Idle = 712209 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112485
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=12430 dram_eff=0.0251
bk0: 64a 713645i bk1: 64a 713652i bk2: 64a 713516i bk3: 64a 713627i bk4: 28a 713701i bk5: 28a 713709i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133775
Bank_Level_Parallism_Col = 1.132802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132802 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1198 
Wasted_Row = 0 
Idle = 712365 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000946945
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713875 n_nop=713557 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=13292 dram_eff=0.02347
bk0: 64a 713619i bk1: 64a 713643i bk2: 64a 713680i bk3: 64a 713619i bk4: 28a 713657i bk5: 28a 713644i bk6: 0a 713875i bk7: 0a 713875i bk8: 0a 713875i bk9: 0a 713875i bk10: 0a 713875i bk11: 0a 713875i bk12: 0a 713875i bk13: 0a 713875i bk14: 0a 713875i bk15: 0a 713875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153324
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000437 
total_CMD = 713875 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 712401 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713875 
n_nop = 713557 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103099

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 172, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 173, Miss_rate = 0.167, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 173, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 171, Miss_rate = 0.177, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 173, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 173, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 173, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 172, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 173, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1703
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 122362
Req_Network_injected_packets_per_cycle =       0.2646 
Req_Network_conflicts_per_cycle =       0.0288
Req_Network_conflicts_per_cycle_util =       0.2508
Req_Bank_Level_Parallism =       2.3075
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0096
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0083

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 122362
Reply_Network_injected_packets_per_cycle =        0.2646
Reply_Network_conflicts_per_cycle =        0.0916
Reply_Network_conflicts_per_cycle_util =       0.7691
Reply_Bank_Level_Parallism =       2.2217
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0047
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0070
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 47723 (inst/sec)
gpgpu_simulation_rate = 5098 (cycle/sec)
gpgpu_silicon_slowdown = 235386x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5065
gpu_sim_insn = 49180
gpu_ipc =       9.7098
gpu_tot_sim_cycle = 127427
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.3744
gpu_tot_issued_cta = 112
gpu_occupancy = 27.1773% 
gpu_tot_occupancy = 19.7474% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0269
partiton_level_parallism_total  =       0.2551
partiton_level_parallism_util =       2.8936
partiton_level_parallism_util_total  =       2.3095
L2_BW  =       1.0311 GB/Sec
L2_BW_total  =       9.7963 GB/Sec
gpu_total_sim_rate=47781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 59, Reservation_fails = 274
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 59, Reservation_fails = 277
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 72, Reservation_fails = 322
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 290
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 64, Reservation_fails = 262
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 72, Reservation_fails = 309
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 98, Reservation_fails = 319
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 356
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 74, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5598, Miss = 1848, Miss_rate = 0.330, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5074, Miss = 1683, Miss_rate = 0.332, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4876, Miss = 1651, Miss_rate = 0.339, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5265, Miss = 1785, Miss_rate = 0.339, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30705
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1336
	L1D_total_cache_reservation_fails = 4955
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1309
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41146	W0_Idle:398242	W0_Scoreboard:969168	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 43 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4734 	97 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25366 	2140 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29419 	2774 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28688 	3102 	613 	96 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       928       845       830      6861      7048    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       839       796      6809      7119    none      none      none      none      none      none      none      none      none      none  
dram[2]:        924       938       827       799      6970      6874    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       804       817      7035      6870    none      none      none      none      none      none      none      none      none      none  
dram[4]:        929       927       819       797      6995      7061    none      none      none      none      none      none      none      none      none      none  
dram[5]:        913       934       836       849      7258      6603    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       853       823      6855      6806    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       925       773       804      6951      6920    none      none      none      none      none      none      none      none      none      none  
dram[8]:        906       936       813       795      6672      6835    none      none      none      none      none      none      none      none      none      none  
dram[9]:        911       912       801       807      6421      6943    none      none      none      none      none      none      none      none      none      none  
dram[10]:        927       933       816       809      6707      6912    none      none      none      none      none      none      none      none      none      none  
dram[11]:        945       923       787       806      6831      6749    none      none      none      none      none      none      none      none      none      none  
dram[12]:        941       889       784       827     11678      7563    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       801       824      6743      6852    none      none      none      none      none      none      none      none      none      none  
dram[14]:        952       890       799       785      6766      6640    none      none      none      none      none      none      none      none      none      none  
dram[15]:        892       925       803       811      6630      7084    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       721       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       721       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=13323 dram_eff=0.02342
bk0: 64a 743113i bk1: 64a 743103i bk2: 64a 743158i bk3: 64a 743290i bk4: 28a 743268i bk5: 28a 743194i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171390
Bank_Level_Parallism_Col = 1.170501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170501 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 741943 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000796314
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=13285 dram_eff=0.02349
bk0: 64a 743218i bk1: 64a 743137i bk2: 64a 743142i bk3: 64a 743138i bk4: 28a 743213i bk5: 28a 743188i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.063084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063084 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1404 
Wasted_Row = 0 
Idle = 741709 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000942933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=13069 dram_eff=0.02387
bk0: 64a 743170i bk1: 64a 743127i bk2: 64a 743162i bk3: 64a 743082i bk4: 28a 743255i bk5: 28a 743193i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179471
Bank_Level_Parallism_Col = 1.167929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167929 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 741837 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010344
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12501 dram_eff=0.02496
bk0: 64a 743136i bk1: 64a 743182i bk2: 64a 743157i bk3: 64a 743067i bk4: 28a 743194i bk5: 28a 743200i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194789
Bank_Level_Parallism_Col = 1.176617
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176617 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1300 
Wasted_Row = 0 
Idle = 741813 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00194505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12917 dram_eff=0.02415
bk0: 64a 743159i bk1: 64a 743103i bk2: 64a 743110i bk3: 64a 743091i bk4: 28a 743216i bk5: 28a 743246i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101820
Bank_Level_Parallism_Col = 1.101540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101540 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 741667 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106803
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=13533 dram_eff=0.02305
bk0: 64a 743173i bk1: 64a 743269i bk2: 64a 743209i bk3: 64a 743132i bk4: 28a 743207i bk5: 28a 743237i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106974
Bank_Level_Parallism_Col = 1.105906
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105906 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1165 
Wasted_Row = 0 
Idle = 741948 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000816491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12058 dram_eff=0.02587
bk0: 64a 743173i bk1: 64a 743119i bk2: 64a 743148i bk3: 64a 743159i bk4: 28a 743236i bk5: 28a 743205i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141604
Bank_Level_Parallism_Col = 1.140704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140704 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 741829 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000761341
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12945 dram_eff=0.0241
bk0: 64a 743124i bk1: 64a 743158i bk2: 64a 743103i bk3: 64a 743224i bk4: 28a 743205i bk5: 28a 743206i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249661
Bank_Level_Parallism_Col = 1.229096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229096 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 741951 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12627 dram_eff=0.02471
bk0: 64a 743147i bk1: 64a 743109i bk2: 64a 743206i bk3: 64a 743124i bk4: 28a 743216i bk5: 28a 743188i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105077
Bank_Level_Parallism_Col = 1.104796
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104796 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 741731 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000952349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12513 dram_eff=0.02493
bk0: 64a 743061i bk1: 64a 743139i bk2: 64a 743216i bk3: 64a 743197i bk4: 28a 743220i bk5: 28a 743221i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161954
Bank_Level_Parallism_Col = 1.145619
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145619 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 741869 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 854 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121061
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=13370 dram_eff=0.02334
bk0: 64a 743157i bk1: 64a 743166i bk2: 64a 743183i bk3: 64a 743242i bk4: 28a 743221i bk5: 28a 743255i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114286
Bank_Level_Parallism_Col = 1.113993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113993 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1158 
Wasted_Row = 0 
Idle = 741955 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000710226
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12093 dram_eff=0.0258
bk0: 64a 743086i bk1: 64a 743154i bk2: 64a 743191i bk3: 64a 743182i bk4: 28a 743190i bk5: 28a 743198i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092136
Bank_Level_Parallism_Col = 1.091819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091819 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 741721 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110569
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743108 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004183
n_activity=12893 dram_eff=0.02412
bk0: 64a 743121i bk1: 64a 743136i bk2: 64a 743144i bk3: 64a 743002i bk4: 28a 743224i bk5: 27a 743254i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234414
Bank_Level_Parallism_Col = 1.219375
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219375 

BW Util details:
bwutil = 0.000418 
total_CMD = 743425 
util_bw = 311 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 741821 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743108 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00145005
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12521 dram_eff=0.02492
bk0: 64a 743175i bk1: 64a 743092i bk2: 64a 743155i bk3: 64a 743148i bk4: 28a 743174i bk5: 28a 743242i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126050
Bank_Level_Parallism_Col = 1.111312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111312 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1354 
Wasted_Row = 0 
Idle = 741759 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108014
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=12430 dram_eff=0.0251
bk0: 64a 743195i bk1: 64a 743202i bk2: 64a 743066i bk3: 64a 743177i bk4: 28a 743251i bk5: 28a 743259i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133775
Bank_Level_Parallism_Col = 1.132802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132802 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1198 
Wasted_Row = 0 
Idle = 741915 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000909305
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743425 n_nop=743107 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004197
n_activity=13292 dram_eff=0.02347
bk0: 64a 743169i bk1: 64a 743193i bk2: 64a 743230i bk3: 64a 743169i bk4: 28a 743207i bk5: 28a 743194i bk6: 0a 743425i bk7: 0a 743425i bk8: 0a 743425i bk9: 0a 743425i bk10: 0a 743425i bk11: 0a 743425i bk12: 0a 743425i bk13: 0a 743425i bk14: 0a 743425i bk15: 0a 743425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153324
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000420 
total_CMD = 743425 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 741951 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743425 
n_nop = 743107 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000990012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 172, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 172, Miss_rate = 0.169, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 173, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 173, Miss_rate = 0.167, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 171, Miss_rate = 0.176, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 172, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 171, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 173, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 173, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1696
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 127427
Req_Network_injected_packets_per_cycle =       0.2551 
Req_Network_conflicts_per_cycle =       0.0276
Req_Network_conflicts_per_cycle_util =       0.2500
Req_Bank_Level_Parallism =       2.3095
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0092
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 127427
Reply_Network_injected_packets_per_cycle =        0.2551
Reply_Network_conflicts_per_cycle =        0.0879
Reply_Network_conflicts_per_cycle_util =       0.7666
Reply_Bank_Level_Parallism =       2.2238
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 47781 (inst/sec)
gpgpu_simulation_rate = 5097 (cycle/sec)
gpgpu_silicon_slowdown = 235432x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 6006
gpu_sim_insn = 45122
gpu_ipc =       7.5128
gpu_tot_sim_cycle = 133433
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       9.2906
gpu_tot_issued_cta = 120
gpu_occupancy = 18.6579% 
gpu_tot_occupancy = 19.7347% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0228
partiton_level_parallism_total  =       0.2447
partiton_level_parallism_util =       3.2619
partiton_level_parallism_util_total  =       2.3123
L2_BW  =       0.8759 GB/Sec
L2_BW_total  =       9.3947 GB/Sec
gpu_total_sim_rate=47679

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 59, Reservation_fails = 274
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 59, Reservation_fails = 277
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 72, Reservation_fails = 322
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 290
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 64, Reservation_fails = 262
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 72, Reservation_fails = 309
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 98, Reservation_fails = 319
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 356
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 74, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5598, Miss = 1848, Miss_rate = 0.330, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5074, Miss = 1683, Miss_rate = 0.332, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4876, Miss = 1651, Miss_rate = 0.339, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5265, Miss = 1785, Miss_rate = 0.339, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30840
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1336
	L1D_total_cache_reservation_fails = 4955
	L1D_cache_data_port_util = 0.149
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1309
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41680	W0_Idle:404584	W0_Scoreboard:979040	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 43 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4734 	97 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25503 	2140 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29556 	2774 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28825 	3102 	613 	96 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       928       845       830      6895      7081    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       839       796      6842      7160    none      none      none      none      none      none      none      none      none      none  
dram[2]:        924       938       827       799      7020      6908    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       804       817      7068      6903    none      none      none      none      none      none      none      none      none      none  
dram[4]:        929       927       819       797      7028      7095    none      none      none      none      none      none      none      none      none      none  
dram[5]:        913       938       836       849      7292      6644    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       853       823      6888      6839    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       925       773       804      6985      6953    none      none      none      none      none      none      none      none      none      none  
dram[8]:        906       936       813       795      6706      6869    none      none      none      none      none      none      none      none      none      none  
dram[9]:        911       912       801       807      6455      6976    none      none      none      none      none      none      none      none      none      none  
dram[10]:        931       933       816       809      6741      6946    none      none      none      none      none      none      none      none      none      none  
dram[11]:        945       923       787       806      6864      6782    none      none      none      none      none      none      none      none      none      none  
dram[12]:        941       889       784       827     11712      7598    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       801       824      6776      6885    none      none      none      none      none      none      none      none      none      none  
dram[14]:        952       890       803       788      6799      6673    none      none      none      none      none      none      none      none      none      none  
dram[15]:        892       925       803       811      6671      7117    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       721       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       721       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=13323 dram_eff=0.02342
bk0: 64a 778153i bk1: 64a 778143i bk2: 64a 778198i bk3: 64a 778330i bk4: 28a 778308i bk5: 28a 778234i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171390
Bank_Level_Parallism_Col = 1.170501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170501 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 776983 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000760471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=13285 dram_eff=0.02349
bk0: 64a 778258i bk1: 64a 778177i bk2: 64a 778182i bk3: 64a 778178i bk4: 28a 778253i bk5: 28a 778228i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.063084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063084 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1404 
Wasted_Row = 0 
Idle = 776749 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00090049
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=13069 dram_eff=0.02387
bk0: 64a 778210i bk1: 64a 778167i bk2: 64a 778202i bk3: 64a 778122i bk4: 28a 778295i bk5: 28a 778233i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179471
Bank_Level_Parallism_Col = 1.167929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167929 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 776877 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000987842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12501 dram_eff=0.02496
bk0: 64a 778176i bk1: 64a 778222i bk2: 64a 778197i bk3: 64a 778107i bk4: 28a 778234i bk5: 28a 778240i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194789
Bank_Level_Parallism_Col = 1.176617
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176617 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1300 
Wasted_Row = 0 
Idle = 776853 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0018575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12917 dram_eff=0.02415
bk0: 64a 778199i bk1: 64a 778143i bk2: 64a 778150i bk3: 64a 778131i bk4: 28a 778256i bk5: 28a 778286i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101820
Bank_Level_Parallism_Col = 1.101540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101540 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 776707 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=13533 dram_eff=0.02305
bk0: 64a 778213i bk1: 64a 778309i bk2: 64a 778249i bk3: 64a 778172i bk4: 28a 778247i bk5: 28a 778277i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106974
Bank_Level_Parallism_Col = 1.105906
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105906 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1165 
Wasted_Row = 0 
Idle = 776988 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00077974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12058 dram_eff=0.02587
bk0: 64a 778213i bk1: 64a 778159i bk2: 64a 778188i bk3: 64a 778199i bk4: 28a 778276i bk5: 28a 778245i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141604
Bank_Level_Parallism_Col = 1.140704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140704 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 776869 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000727072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12945 dram_eff=0.0241
bk0: 64a 778164i bk1: 64a 778198i bk2: 64a 778143i bk3: 64a 778264i bk4: 28a 778245i bk5: 28a 778246i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249661
Bank_Level_Parallism_Col = 1.229096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229096 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 776991 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101225
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12627 dram_eff=0.02471
bk0: 64a 778187i bk1: 64a 778149i bk2: 64a 778246i bk3: 64a 778164i bk4: 28a 778256i bk5: 28a 778228i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105077
Bank_Level_Parallism_Col = 1.104796
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104796 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 776771 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000909482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12513 dram_eff=0.02493
bk0: 64a 778101i bk1: 64a 778179i bk2: 64a 778256i bk3: 64a 778237i bk4: 28a 778260i bk5: 28a 778261i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161954
Bank_Level_Parallism_Col = 1.145619
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145619 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 776909 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 854 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=13370 dram_eff=0.02334
bk0: 64a 778197i bk1: 64a 778206i bk2: 64a 778223i bk3: 64a 778282i bk4: 28a 778261i bk5: 28a 778295i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114286
Bank_Level_Parallism_Col = 1.113993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113993 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1158 
Wasted_Row = 0 
Idle = 776995 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000678258
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12093 dram_eff=0.0258
bk0: 64a 778126i bk1: 64a 778194i bk2: 64a 778231i bk3: 64a 778222i bk4: 28a 778230i bk5: 28a 778238i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092136
Bank_Level_Parallism_Col = 1.091819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091819 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 776761 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105592
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778148 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003995
n_activity=12893 dram_eff=0.02412
bk0: 64a 778161i bk1: 64a 778176i bk2: 64a 778184i bk3: 64a 778042i bk4: 28a 778264i bk5: 27a 778294i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234414
Bank_Level_Parallism_Col = 1.219375
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219375 

BW Util details:
bwutil = 0.000400 
total_CMD = 778465 
util_bw = 311 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 776861 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778148 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138478
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12521 dram_eff=0.02492
bk0: 64a 778215i bk1: 64a 778132i bk2: 64a 778195i bk3: 64a 778188i bk4: 28a 778214i bk5: 28a 778282i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126050
Bank_Level_Parallism_Col = 1.111312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111312 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1354 
Wasted_Row = 0 
Idle = 776799 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103152
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=12430 dram_eff=0.0251
bk0: 64a 778235i bk1: 64a 778242i bk2: 64a 778106i bk3: 64a 778217i bk4: 28a 778291i bk5: 28a 778299i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133775
Bank_Level_Parallism_Col = 1.132802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132802 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1198 
Wasted_Row = 0 
Idle = 776955 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000868376
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778147 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=13292 dram_eff=0.02347
bk0: 64a 778209i bk1: 64a 778233i bk2: 64a 778270i bk3: 64a 778209i bk4: 28a 778247i bk5: 28a 778234i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153324
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000401 
total_CMD = 778465 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 776991 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778147 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00094545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 172, Miss_rate = 0.169, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 172, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 173, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 172, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 171, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 173, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 173, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 173, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1689
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 133433
Req_Network_injected_packets_per_cycle =       0.2447 
Req_Network_conflicts_per_cycle =       0.0264
Req_Network_conflicts_per_cycle_util =       0.2493
Req_Bank_Level_Parallism =       2.3123
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0088
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 133433
Reply_Network_injected_packets_per_cycle =        0.2447
Reply_Network_conflicts_per_cycle =        0.0840
Reply_Network_conflicts_per_cycle_util =       0.7644
Reply_Bank_Level_Parallism =       2.2268
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0043
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 47679 (inst/sec)
gpgpu_simulation_rate = 5132 (cycle/sec)
gpgpu_silicon_slowdown = 233826x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4832
gpu_sim_insn = 49152
gpu_ipc =      10.1722
gpu_tot_sim_cycle = 138265
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.3214
gpu_tot_issued_cta = 128
gpu_occupancy = 31.7198% 
gpu_tot_occupancy = 19.8133% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2370
partiton_level_parallism_util =       3.4595
partiton_level_parallism_util_total  =       2.3153
L2_BW  =       1.0172 GB/Sec
L2_BW_total  =       9.1020 GB/Sec
gpu_total_sim_rate=49570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 59, Reservation_fails = 274
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 59, Reservation_fails = 277
	L1D_cache_core[6]: Access = 3415, Miss = 881, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 322
	L1D_cache_core[7]: Access = 3376, Miss = 862, Miss_rate = 0.255, Pending_hits = 53, Reservation_fails = 290
	L1D_cache_core[8]: Access = 3486, Miss = 879, Miss_rate = 0.252, Pending_hits = 64, Reservation_fails = 262
	L1D_cache_core[9]: Access = 3525, Miss = 882, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 309
	L1D_cache_core[10]: Access = 5164, Miss = 1466, Miss_rate = 0.284, Pending_hits = 98, Reservation_fails = 319
	L1D_cache_core[11]: Access = 5499, Miss = 1654, Miss_rate = 0.301, Pending_hits = 92, Reservation_fails = 356
	L1D_cache_core[12]: Access = 1690, Miss = 739, Miss_rate = 0.437, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1900, Miss = 827, Miss_rate = 0.435, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 13
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 74, Reservation_fails = 297
	L1D_cache_core[28]: Access = 5598, Miss = 1848, Miss_rate = 0.330, Pending_hits = 76, Reservation_fails = 367
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 76, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 85, Reservation_fails = 277
	L1D_cache_core[31]: Access = 5074, Miss = 1683, Miss_rate = 0.332, Pending_hits = 77, Reservation_fails = 273
	L1D_cache_core[32]: Access = 4876, Miss = 1651, Miss_rate = 0.339, Pending_hits = 79, Reservation_fails = 314
	L1D_cache_core[33]: Access = 5265, Miss = 1785, Miss_rate = 0.339, Pending_hits = 88, Reservation_fails = 307
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30968
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1336
	L1D_total_cache_reservation_fails = 4955
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1309
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 181
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42251	W0_Idle:404927	W0_Scoreboard:986946	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 737 
max_icnt2mem_latency = 149 
maxmrqlatency = 21 
max_icnt2sh_latency = 43 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4734 	97 	45 	82 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25631 	2140 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29684 	2774 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28953 	3102 	613 	96 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6143      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5417      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5416      5415      6130      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6116      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5422      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6137      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6160      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6134      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5421      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6128      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6130      6137      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6139      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       928       845       830      6928      7115    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       839       796      6875      7194    none      none      none      none      none      none      none      none      none      none  
dram[2]:        924       938       827       799      7053      6941    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       804       817      7102      6937    none      none      none      none      none      none      none      none      none      none  
dram[4]:        929       927       819       797      7062      7128    none      none      none      none      none      none      none      none      none      none  
dram[5]:        913       938       836       849      7325      6678    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       853       823      6922      6873    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       925       773       804      7018      6986    none      none      none      none      none      none      none      none      none      none  
dram[8]:        906       936       813       795      6739      6902    none      none      none      none      none      none      none      none      none      none  
dram[9]:        911       912       801       807      6488      7010    none      none      none      none      none      none      none      none      none      none  
dram[10]:        931       933       816       809      6774      6979    none      none      none      none      none      none      none      none      none      none  
dram[11]:        945       923       787       806      6898      6816    none      none      none      none      none      none      none      none      none      none  
dram[12]:        941       889       784       827     11745      7633    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       801       824      6810      6919    none      none      none      none      none      none      none      none      none      none  
dram[14]:        952       890       803       788      6833      6706    none      none      none      none      none      none      none      none      none      none  
dram[15]:        892       925       803       811      6705      7150    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       727       717       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       721       718       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       717       727       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        716       721       722       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       716       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       736       716       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        735       723       732       732       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        726       726       728       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        732       734       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       722       698       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       719       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       725       717       725       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        720       726       719       727       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       726       724       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       732       719       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        734       725       720       714       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=13323 dram_eff=0.02342
bk0: 64a 806344i bk1: 64a 806334i bk2: 64a 806389i bk3: 64a 806521i bk4: 28a 806499i bk5: 28a 806425i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171390
Bank_Level_Parallism_Col = 1.170501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170501 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 805174 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000733894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=13285 dram_eff=0.02349
bk0: 64a 806449i bk1: 64a 806368i bk2: 64a 806373i bk3: 64a 806369i bk4: 28a 806444i bk5: 28a 806419i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.063084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063084 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1404 
Wasted_Row = 0 
Idle = 804940 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00086902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=13069 dram_eff=0.02387
bk0: 64a 806401i bk1: 64a 806358i bk2: 64a 806393i bk3: 64a 806313i bk4: 28a 806486i bk5: 28a 806424i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179471
Bank_Level_Parallism_Col = 1.167929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167929 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 805068 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000953318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12501 dram_eff=0.02496
bk0: 64a 806367i bk1: 64a 806413i bk2: 64a 806388i bk3: 64a 806298i bk4: 28a 806425i bk5: 28a 806431i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194789
Bank_Level_Parallism_Col = 1.176617
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176617 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1300 
Wasted_Row = 0 
Idle = 805044 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00179259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12917 dram_eff=0.02415
bk0: 64a 806390i bk1: 64a 806334i bk2: 64a 806341i bk3: 64a 806322i bk4: 28a 806447i bk5: 28a 806477i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101820
Bank_Level_Parallism_Col = 1.101540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101540 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 804898 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000984311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=13533 dram_eff=0.02305
bk0: 64a 806404i bk1: 64a 806500i bk2: 64a 806440i bk3: 64a 806363i bk4: 28a 806438i bk5: 28a 806468i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106974
Bank_Level_Parallism_Col = 1.105906
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105906 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1165 
Wasted_Row = 0 
Idle = 805179 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000752489
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12058 dram_eff=0.02587
bk0: 64a 806404i bk1: 64a 806350i bk2: 64a 806379i bk3: 64a 806390i bk4: 28a 806467i bk5: 28a 806436i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141604
Bank_Level_Parallism_Col = 1.140704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140704 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 805060 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000701662
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12945 dram_eff=0.0241
bk0: 64a 806355i bk1: 64a 806389i bk2: 64a 806334i bk3: 64a 806455i bk4: 28a 806436i bk5: 28a 806437i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249661
Bank_Level_Parallism_Col = 1.229096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229096 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 805182 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000976872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12627 dram_eff=0.02471
bk0: 64a 806378i bk1: 64a 806340i bk2: 64a 806437i bk3: 64a 806355i bk4: 28a 806447i bk5: 28a 806419i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105077
Bank_Level_Parallism_Col = 1.104796
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104796 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 804962 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000877698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12513 dram_eff=0.02493
bk0: 64a 806292i bk1: 64a 806370i bk2: 64a 806447i bk3: 64a 806428i bk4: 28a 806451i bk5: 28a 806452i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161954
Bank_Level_Parallism_Col = 1.145619
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145619 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 805100 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 854 
rwq = 0 
CCDLc_limit_alone = 854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111572
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=13370 dram_eff=0.02334
bk0: 64a 806388i bk1: 64a 806397i bk2: 64a 806414i bk3: 64a 806473i bk4: 28a 806452i bk5: 28a 806486i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114286
Bank_Level_Parallism_Col = 1.113993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113993 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1158 
Wasted_Row = 0 
Idle = 805186 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000654554
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12093 dram_eff=0.0258
bk0: 64a 806317i bk1: 64a 806385i bk2: 64a 806422i bk3: 64a 806413i bk4: 28a 806421i bk5: 28a 806429i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092136
Bank_Level_Parallism_Col = 1.091819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091819 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 804952 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101902
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806339 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003855
n_activity=12893 dram_eff=0.02412
bk0: 64a 806352i bk1: 64a 806367i bk2: 64a 806375i bk3: 64a 806233i bk4: 28a 806455i bk5: 27a 806485i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234414
Bank_Level_Parallism_Col = 1.219375
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219375 

BW Util details:
bwutil = 0.000386 
total_CMD = 806656 
util_bw = 311 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 805052 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806339 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00133638
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12521 dram_eff=0.02492
bk0: 64a 806406i bk1: 64a 806323i bk2: 64a 806386i bk3: 64a 806379i bk4: 28a 806405i bk5: 28a 806473i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126050
Bank_Level_Parallism_Col = 1.111312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111312 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1354 
Wasted_Row = 0 
Idle = 804990 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000995468
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=12430 dram_eff=0.0251
bk0: 64a 806426i bk1: 64a 806433i bk2: 64a 806297i bk3: 64a 806408i bk4: 28a 806482i bk5: 28a 806490i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133775
Bank_Level_Parallism_Col = 1.132802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132802 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1198 
Wasted_Row = 0 
Idle = 805146 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000838028
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806656 n_nop=806338 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003868
n_activity=13292 dram_eff=0.02347
bk0: 64a 806400i bk1: 64a 806424i bk2: 64a 806461i bk3: 64a 806400i bk4: 28a 806438i bk5: 28a 806425i bk6: 0a 806656i bk7: 0a 806656i bk8: 0a 806656i bk9: 0a 806656i bk10: 0a 806656i bk11: 0a 806656i bk12: 0a 806656i bk13: 0a 806656i bk14: 0a 806656i bk15: 0a 806656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153324
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000387 
total_CMD = 806656 
util_bw = 312 
Wasted_Col = 1162 
Wasted_Row = 0 
Idle = 805182 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806656 
n_nop = 806338 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000912409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 172, Miss_rate = 0.168, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 172, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 173, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 172, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 173, Miss_rate = 0.165, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 172, Miss_rate = 0.167, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 172, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 171, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 173, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 173, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 173, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 173, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1682
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 138265
Req_Network_injected_packets_per_cycle =       0.2370 
Req_Network_conflicts_per_cycle =       0.0255
Req_Network_conflicts_per_cycle_util =       0.2486
Req_Bank_Level_Parallism =       2.3153
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0085
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 138265
Reply_Network_injected_packets_per_cycle =        0.2370
Reply_Network_conflicts_per_cycle =        0.0810
Reply_Network_conflicts_per_cycle_util =       0.7625
Reply_Bank_Level_Parallism =       2.2299
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 49570 (inst/sec)
gpgpu_simulation_rate = 5317 (cycle/sec)
gpgpu_silicon_slowdown = 225691x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
