

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Wed Feb 04 01:38:45 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          21067
FF:           23252
DSP:              2
BRAM:            50
URAM:             0
LATCH:            0
SRL:            670
CLB:           3778

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.223
CP achieved post-implementation: 5.377
Timing met
