// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

module regblock (
        input wire clk,
        input wire rst,

        input wire s_apb_psel,
        input wire s_apb_pwrite,
        input wire s_apb_penable,
        input wire [2:0] s_apb_pprot,
        input wire [14:0] s_apb_paddr,
        input wire [31:0] s_apb_pwdata,
        input wire [3:0] s_apb_pstrb,
        output logic s_apb_pready,
        output logic [31:0] s_apb_prdata,
        output logic s_apb_pslverr,

        output logic hwif_out_ext_reg_req,
        output logic hwif_out_ext_reg_req_is_wr,
        input wire hwif_in_ext_reg_rd_ack,
        input wire hwif_in_ext_reg_wr_ack,
        input wire [1:0] hwif_in_ext_reg_rd_data_whatever_a,
        output logic [0:0] hwif_out_ext_reg_wr_data_whatever_b,
        output logic [0:0] hwif_out_ext_reg_wr_biten_whatever_b,
        input wire [7:0] hwif_in_ext_reg_rd_data_whatever_c,
        output logic [7:0] hwif_out_ext_reg_wr_data_whatever_c,
        output logic [7:0] hwif_out_ext_reg_wr_biten_whatever_c,
        output logic [31:0] hwif_out_int_reg_whatever,
        output logic [1:0] hwif_out_wide_ext_reg_req,
        output logic hwif_out_wide_ext_reg_req_is_wr,
        input wire hwif_in_wide_ext_reg_rd_ack,
        input wire hwif_in_wide_ext_reg_wr_ack,
        input wire [31:0] hwif_in_wide_ext_reg_rd_data,
        output logic [31:0] hwif_out_wide_ext_reg_wr_data,
        output logic [31:0] hwif_out_wide_ext_reg_wr_biten,
        output logic [31:0] hwif_out_ext_reg_array_req,
        output logic [31:0] hwif_out_ext_reg_array_req_is_wr,
        input wire [31:0] hwif_in_ext_reg_array_rd_ack,
        input wire [31:0] hwif_in_ext_reg_array_wr_ack,
        input wire [31:0] [31:0] hwif_in_ext_reg_array_rd_data_whatever,
        output logic [31:0] [31:0] hwif_out_ext_reg_array_wr_data_whatever,
        output logic [31:0] [31:0] hwif_out_ext_reg_array_wr_biten_whatever,
        output logic hwif_out_rf_req,
        output logic [4:0] hwif_out_rf_addr,
        output logic hwif_out_rf_req_is_wr,
        output logic [31:0] hwif_out_rf_wr_data,
        output logic [31:0] hwif_out_rf_wr_biten,
        input wire hwif_in_rf_wr_ack,
        input wire [31:0] hwif_in_rf_rd_data,
        input wire hwif_in_rf_rd_ack,
        output logic hwif_out_am_req,
        output logic [4:0] hwif_out_am_addr,
        output logic hwif_out_am_req_is_wr,
        output logic [31:0] hwif_out_am_wr_data,
        output logic [31:0] hwif_out_am_wr_biten,
        input wire hwif_in_am_wr_ack,
        input wire [31:0] hwif_in_am_rd_data,
        input wire hwif_in_am_rd_ack,
        output logic [4:0] hwif_out_mm_addr,
        output logic [0:0] hwif_out_mm_req,
        input logic [31:0] hwif_in_mm_rd_data,
        input logic [0:0] hwif_in_mm_rd_ack,
        input logic [0:0] hwif_in_mm_wr_ack,
        output logic [0:0] hwif_out_mm_req_is_wr,
        output logic [31:0] hwif_out_mm_wr_data,
        output logic [31:0] hwif_out_mm_wr_biten,
        output logic hwif_out_ro_reg_req,
        output logic hwif_out_ro_reg_req_is_wr,
        input wire hwif_in_ro_reg_rd_ack,
        input wire [31:0] hwif_in_ro_reg_rd_data_whatever,
        output logic hwif_out_wo_reg_req,
        output logic hwif_out_wo_reg_req_is_wr,
        input wire hwif_in_wo_reg_wr_ack,
        output logic [31:0] hwif_out_wo_reg_wr_data_whatever,
        output logic [31:0] hwif_out_wo_reg_wr_biten_whatever,
        output logic [1:0] hwif_out_wide_ro_reg_req,
        output logic hwif_out_wide_ro_reg_req_is_wr,
        input wire hwif_in_wide_ro_reg_rd_ack,
        input wire [31:0] hwif_in_wide_ro_reg_rd_data,
        output logic [1:0] hwif_out_wide_wo_reg_req,
        output logic hwif_out_wide_wo_reg_req_is_wr,
        input wire hwif_in_wide_wo_reg_wr_ack,
        output logic [31:0] hwif_out_wide_wo_reg_wr_data,
        output logic [31:0] hwif_out_wide_wo_reg_wr_biten
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [14:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;


    // Request
    logic is_active;
    always_ff @(posedge clk) begin
        if(rst) begin
            is_active <= '0;
            cpuif_req <= '0;
            cpuif_req_is_wr <= '0;
            cpuif_addr <= '0;
            cpuif_wr_data <= '0;
            cpuif_wr_biten <= '0;
        end else begin
            if(~is_active) begin
                if(s_apb_psel) begin
                    is_active <= '1;
                    cpuif_req <= '1;
                    cpuif_req_is_wr <= s_apb_pwrite;
                    cpuif_addr <= {s_apb_paddr[14:2], 2'b0};
                    cpuif_wr_data <= s_apb_pwdata;
                    for(int i=0; i<4; i++) begin
                        cpuif_wr_biten[i*8 +: 8] <= {8{s_apb_pstrb[i]}};
                    end
                end
            end else begin
                cpuif_req <= '0;
                if(cpuif_rd_ack || cpuif_wr_ack) begin
                    is_active <= '0;
                end
            end
        end
    end

    // Response
    assign s_apb_pready = cpuif_rd_ack | cpuif_wr_ack;
    assign s_apb_prdata = cpuif_rd_data;
    assign s_apb_pslverr = cpuif_rd_err | cpuif_wr_err;

    logic cpuif_req_masked;
    logic external_req;
    logic external_pending;
    logic external_wr_ack;
    logic external_rd_ack;
//     always_ff @(posedge clk) begin
    always @(posedge clk) begin
        if(rst) begin
            external_pending <= '0;
        end else begin
            if(external_req & ~external_wr_ack & ~external_rd_ack) external_pending <= '1;
            else if(external_wr_ack | external_rd_ack) external_pending <= '0;
            `ifndef SYNTHESIS
                assert_bad_ext_wr_ack: assert(!external_wr_ack || (external_pending | external_req))
                    else $error("An external wr_ack strobe was asserted when no external request was active");
                assert_bad_ext_rd_ack: assert(!external_rd_ack || (external_pending | external_req))
                    else $error("An external rd_ack strobe was asserted when no external request was active");
            `endif
        end
    end

    // Read & write latencies are balanced. Stalls not required
    // except if external
    assign cpuif_req_stall_rd = external_pending;
    assign cpuif_req_stall_wr = external_pending;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    logic [0:0] decoded_reg_strb_ext_reg;
    logic [0:0] decoded_reg_strb_int_reg;
    logic [1:0] decoded_reg_strb_wide_ext_reg;
    logic [0:0] decoded_reg_strb_ext_reg_array [32];
    logic decoded_reg_strb_rf;
    logic decoded_reg_strb_am;
    logic decoded_reg_strb_mm;
    logic [0:0] decoded_reg_strb_ro_reg;
    logic [0:0] decoded_reg_strb_wo_reg;
    logic [1:0] decoded_reg_strb_wide_ro_reg;
    logic [1:0] decoded_reg_strb_wide_wo_reg;
    logic decoded_strb_is_external;

    logic [14:0] decoded_addr;

    logic decoded_req;
    logic decoded_req_is_wr;
    /* verilator lint_off UNUSEDSIGNAL */
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;
    /* verilator lint_on UNUSEDSIGNAL */

    always @(*) begin
        /* verilator lint_off UNUSEDSIGNAL */
        integer next_cpuif_addr;
        /* verilator lint_on UNUSEDSIGNAL */
        logic is_external;
        is_external = '0;
        decoded_reg_strb_ext_reg = cpuif_req_masked & (cpuif_addr == 15'h0);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h0);
        decoded_reg_strb_int_reg = cpuif_req_masked & (cpuif_addr == 15'h4);
        decoded_reg_strb_wide_ext_reg[0] = cpuif_req_masked & (cpuif_addr == 15'h10);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h10);
        decoded_reg_strb_wide_ext_reg[1] = cpuif_req_masked & (cpuif_addr == 15'h14);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h14);
        for(int i0=0; i0<32; i0++) begin : gen_loop_3
            next_cpuif_addr = 32'h100 + i0*15'h4;
            decoded_reg_strb_ext_reg_array[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[14:0]);
            is_external |= cpuif_req_masked & (cpuif_addr == next_cpuif_addr[14:0]);
        end
        decoded_reg_strb_rf = cpuif_req_masked & (cpuif_addr >= 15'h1000) & (cpuif_addr <= 15'h1000 + 15'h1f);
        is_external |= cpuif_req_masked & (cpuif_addr >= 15'h1000) & (cpuif_addr <= 15'h1000 + 15'h1f);
        decoded_reg_strb_am = cpuif_req_masked & (cpuif_addr >= 15'h2000) & (cpuif_addr <= 15'h2000 + 15'h1f);
        is_external |= cpuif_req_masked & (cpuif_addr >= 15'h2000) & (cpuif_addr <= 15'h2000 + 15'h1f);
        decoded_reg_strb_mm = cpuif_req_masked & (cpuif_addr >= 15'h3000) & (cpuif_addr <= 15'h3000 + 15'h1f);
        is_external |= cpuif_req_masked & (cpuif_addr >= 15'h3000) & (cpuif_addr <= 15'h3000 + 15'h1f);
        decoded_reg_strb_ro_reg = cpuif_req_masked & (cpuif_addr == 15'h4000);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h4000) & !cpuif_req_is_wr;
        decoded_reg_strb_wo_reg = cpuif_req_masked & (cpuif_addr == 15'h4004);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h4004) & cpuif_req_is_wr;
        decoded_reg_strb_wide_ro_reg[0] = cpuif_req_masked & (cpuif_addr == 15'h4010);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h4010) & !cpuif_req_is_wr;
        decoded_reg_strb_wide_ro_reg[1] = cpuif_req_masked & (cpuif_addr == 15'h4014);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h4014) & !cpuif_req_is_wr;
        decoded_reg_strb_wide_wo_reg[0] = cpuif_req_masked & (cpuif_addr == 15'h4018);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h4018) & cpuif_req_is_wr;
        decoded_reg_strb_wide_wo_reg[1] = cpuif_req_masked & (cpuif_addr == 15'h401c);
        is_external |= cpuif_req_masked & (cpuif_addr == 15'h401c) & cpuif_req_is_wr;
        decoded_strb_is_external = is_external;
        external_req = is_external;
    end

    // Pass down signals to next stage
    assign decoded_addr = cpuif_addr;

    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;


    //--------------------------------------------------------------------------
    // Field storage declarations
    //--------------------------------------------------------------------------

    // Field: regblock.int_reg.whatever
    logic [31:0] field_storage_int_reg_whatever_value;
    logic [31:0] field_combo_int_reg_whatever_next;
    logic field_combo_int_reg_whatever_load_next;
    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------

    assign hwif_out_ext_reg_req = decoded_reg_strb_ext_reg;
    assign hwif_out_ext_reg_req_is_wr = decoded_req_is_wr;
    assign hwif_out_ext_reg_wr_data_whatever_b = decoded_wr_data[4:4];
    assign hwif_out_ext_reg_wr_biten_whatever_b = decoded_wr_biten[4:4];
    assign hwif_out_ext_reg_wr_data_whatever_c = decoded_wr_data[15:8];
    assign hwif_out_ext_reg_wr_biten_whatever_c = decoded_wr_biten[15:8];
    // always_comb begin
    always @(*) begin
        logic [31:0] next_c;
        logic load_next_c;
        next_c = field_storage_int_reg_whatever_value;
        load_next_c = '0;
        if(decoded_reg_strb_int_reg && decoded_req_is_wr) begin // SW write
            next_c = (field_storage_int_reg_whatever_value & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
            load_next_c = '1;
        end
        field_combo_int_reg_whatever_next = next_c;
        field_combo_int_reg_whatever_load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage_int_reg_whatever_value <= 32'h0;
        end else if(field_combo_int_reg_whatever_load_next) begin
            field_storage_int_reg_whatever_value <= field_combo_int_reg_whatever_next;
        end
    end
    assign hwif_out_int_reg_whatever = field_storage_int_reg_whatever_value;

    assign hwif_out_wide_ext_reg_req = decoded_reg_strb_wide_ext_reg;
    assign hwif_out_wide_ext_reg_req_is_wr = decoded_req_is_wr;
    assign hwif_out_wide_ext_reg_wr_data = decoded_wr_data[31:0];
    assign hwif_out_wide_ext_reg_wr_biten = decoded_wr_biten[31:0];
    for(genvar i0=0; i0<32; i0++) begin : gen_loop_5

        assign hwif_out_ext_reg_array_req[i0] = decoded_reg_strb_ext_reg_array[i0];
        assign hwif_out_ext_reg_array_req_is_wr[i0] = decoded_req_is_wr;
        assign hwif_out_ext_reg_array_wr_data_whatever[i0] = decoded_wr_data[31:0];
        assign hwif_out_ext_reg_array_wr_biten_whatever[i0] = decoded_wr_biten[31:0];
    end

    assign hwif_out_rf_addr = decoded_addr[4:0];
    assign hwif_out_rf_req = decoded_reg_strb_rf;
    assign hwif_out_rf_req_is_wr = decoded_req_is_wr;
    assign hwif_out_rf_wr_data = decoded_wr_data;
    assign hwif_out_rf_wr_biten = decoded_wr_biten;

    assign hwif_out_am_addr = decoded_addr[4:0];
    assign hwif_out_am_req = decoded_reg_strb_am;
    assign hwif_out_am_req_is_wr = decoded_req_is_wr;
    assign hwif_out_am_wr_data = decoded_wr_data;
    assign hwif_out_am_wr_biten = decoded_wr_biten;

    assign hwif_out_mm_addr = decoded_addr[4:0];
    assign hwif_out_mm_req = decoded_reg_strb_mm;
    assign hwif_out_mm_req_is_wr = decoded_req_is_wr;
    assign hwif_out_mm_wr_data = decoded_wr_data;
    assign hwif_out_mm_wr_biten = decoded_wr_biten;

    assign hwif_out_ro_reg_req = !decoded_req_is_wr ? decoded_reg_strb_ro_reg: '0;
    assign hwif_out_ro_reg_req_is_wr = decoded_req_is_wr;

    assign hwif_out_wo_reg_req = decoded_req_is_wr ? decoded_reg_strb_wo_reg : '0;
    assign hwif_out_wo_reg_req_is_wr = decoded_req_is_wr;
    assign hwif_out_wo_reg_wr_data_whatever = decoded_wr_data[31:0];
    assign hwif_out_wo_reg_wr_biten_whatever = decoded_wr_biten[31:0];

    assign hwif_out_wide_ro_reg_req = !decoded_req_is_wr ? decoded_reg_strb_wide_ro_reg: '0;
    assign hwif_out_wide_ro_reg_req_is_wr = decoded_req_is_wr;

    assign hwif_out_wide_wo_reg_req = decoded_req_is_wr ? decoded_reg_strb_wide_wo_reg : '0;
    assign hwif_out_wide_wo_reg_req_is_wr = decoded_req_is_wr;
    assign hwif_out_wide_wo_reg_wr_data = decoded_wr_data[31:0];
    assign hwif_out_wide_wo_reg_wr_biten = decoded_wr_biten[31:0];

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    always @(*) begin
        logic wr_ack;
        wr_ack = '0;
        wr_ack |= hwif_in_ext_reg_wr_ack;
        wr_ack |= hwif_in_wide_ext_reg_wr_ack;
        for(int i0=0; i0<32; i0++) begin : gen_loop_7
            wr_ack |= hwif_in_ext_reg_array_wr_ack[i0];
        end
        wr_ack |= hwif_in_rf_wr_ack;
        wr_ack |= hwif_in_am_wr_ack;
        wr_ack |= hwif_in_mm_wr_ack;
        wr_ack |= hwif_in_wo_reg_wr_ack;
        wr_ack |= hwif_in_wide_wo_reg_wr_ack;
        external_wr_ack = wr_ack;
    end
    assign cpuif_wr_ack = external_wr_ack | (decoded_req & decoded_req_is_wr & ~decoded_strb_is_external);
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

//--------------------------------------------------------------------------
// Readback
//--------------------------------------------------------------------------
    logic readback_external_rd_ack;
    logic readback_external_rd_ack_c;
    always @(*) begin
        logic rd_ack;
        rd_ack = '0;
        rd_ack |= hwif_in_ext_reg_rd_ack;
        rd_ack |= hwif_in_wide_ext_reg_rd_ack;
        for(int i0=0; i0<32; i0++) begin : gen_loop_9
            rd_ack |= hwif_in_ext_reg_array_rd_ack[i0];
        end
        rd_ack |= hwif_in_rf_rd_ack;
        rd_ack |= hwif_in_am_rd_ack;
        rd_ack |= hwif_in_mm_rd_ack;
        rd_ack |= hwif_in_ro_reg_rd_ack;
        rd_ack |= hwif_in_wide_ro_reg_rd_ack;
        readback_external_rd_ack_c = rd_ack;
    end

    assign readback_external_rd_ack = readback_external_rd_ack_c;

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [31:0] readback_array[42];
    assign readback_array[0][1:0] = '0;
    assign readback_array[0][3:2] = hwif_in_ext_reg_rd_ack ? hwif_in_ext_reg_rd_data_whatever_a : '0;
    assign readback_array[0][7:4] = '0;
    assign readback_array[0][15:8] = hwif_in_ext_reg_rd_ack ? hwif_in_ext_reg_rd_data_whatever_c : '0;
    assign readback_array[0][31:16] = '0;
    assign readback_array[1][31:0] = (decoded_reg_strb_int_reg && !decoded_req_is_wr) ? field_storage_int_reg_whatever_value : '0;
    assign readback_array[2] = hwif_in_wide_ext_reg_rd_ack ? hwif_in_wide_ext_reg_rd_data : '0;
    assign readback_array[3] = hwif_in_wide_ext_reg_rd_ack ? hwif_in_wide_ext_reg_rd_data : '0;
    for(genvar i0=0; i0<32; i0++) begin : gen_loop_1
        assign readback_array[i0*1 + 4][31:0] = hwif_in_ext_reg_array_rd_ack[i0] ? hwif_in_ext_reg_array_rd_data_whatever[i0] : '0;
    end
    assign readback_array[36] = hwif_in_rf_rd_ack ? hwif_in_rf_rd_data : '0;
    assign readback_array[37] = hwif_in_am_rd_ack ? hwif_in_am_rd_data : '0;
    assign readback_array[38] = hwif_in_mm_rd_ack ? hwif_in_mm_rd_data : '0;
    assign readback_array[39][31:0] = hwif_in_ro_reg_rd_ack ? hwif_in_ro_reg_rd_data_whatever : '0;
    assign readback_array[40] = hwif_in_wide_ro_reg_rd_ack ? hwif_in_wide_ro_reg_rd_data : '0;
    assign readback_array[41] = hwif_in_wide_ro_reg_rd_ack ? hwif_in_wide_ro_reg_rd_data : '0;

    // Reduce the array
    // always_comb begin
    always @(*) begin
        logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr & ~decoded_strb_is_external;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<42; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign external_rd_ack = readback_external_rd_ack;
    assign cpuif_rd_ack = readback_done | readback_external_rd_ack;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;
endmodule
