
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//607.cactuBSSN_s-2421B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 3587772 heartbeat IPC: 2.78725 cumulative IPC: 2.78725 (Simulation time: 0 hr 6 min 23 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7171868 heartbeat IPC: 2.7901 cumulative IPC: 2.78867 (Simulation time: 0 hr 12 min 3 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10759201 heartbeat IPC: 2.78759 cumulative IPC: 2.78831 (Simulation time: 0 hr 17 min 33 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14346326 heartbeat IPC: 2.78775 cumulative IPC: 2.78817 (Simulation time: 0 hr 22 min 52 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17932447 heartbeat IPC: 2.78853 cumulative IPC: 2.78824 (Simulation time: 0 hr 27 min 58 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17932447 (Simulation time: 0 hr 27 min 58 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 30626145 heartbeat IPC: 0.787793 cumulative IPC: 0.787793 (Simulation time: 0 hr 32 min 35 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 43054206 heartbeat IPC: 0.804631 cumulative IPC: 0.796122 (Simulation time: 0 hr 36 min 56 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 55509354 heartbeat IPC: 0.802881 cumulative IPC: 0.798363 (Simulation time: 0 hr 41 min 16 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 67950004 heartbeat IPC: 0.803816 cumulative IPC: 0.799719 (Simulation time: 0 hr 45 min 18 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 80344002 heartbeat IPC: 0.806842 cumulative IPC: 0.801134 (Simulation time: 0 hr 49 min 3 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 92760459 heartbeat IPC: 0.805383 cumulative IPC: 0.801839 (Simulation time: 0 hr 52 min 41 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 105120248 heartbeat IPC: 0.809075 cumulative IPC: 0.802865 (Simulation time: 0 hr 56 min 3 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 117544225 heartbeat IPC: 0.804895 cumulative IPC: 0.803118 (Simulation time: 0 hr 59 min 14 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 129980289 heartbeat IPC: 0.804113 cumulative IPC: 0.803228 (Simulation time: 1 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 142477899 heartbeat IPC: 0.800153 cumulative IPC: 0.80292 (Simulation time: 1 hr 8 min 22 sec) 
Finished CPU 0 instructions: 100000002 cycles: 124545459 cumulative IPC: 0.80292 (Simulation time: 1 hr 8 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.80292 instructions: 100000002 cycles: 124545459

CPU 0 Average Load ROB stall cycles: 2.27317e+07
CPU 0 Fraction of times ROB stalled by Loads: 28.3437
CPU 0 Percentage of Load stall cycles in Total stall cycles: 3.85485e+08
Issued all: 79693918
Issued LT all: 66208888
rob_not_full_when_issued_lt_all: 38383401
Issued LT one: 58519879
rob_not_full_when_issued_lt_one: 32403171
FVP critical_dynamic_instances_0: 1055821
FVP unique_critical_ips_0: 1911
 Total stall cycles: 102661304
 Total load stall cycles: 395743473059586
Unique Load IPs: 4266
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.000523286
Critical_IP_Detector_Accuracy_80: 0.000523286
Critical_IP_Detector_Accuracy_90: 0.000523286
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 28894
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709522722
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 44.4229
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 1.78309e-11
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 3652166
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 742206
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 95016
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 32371
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 22427
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 36676
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 353580
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_0_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 739991
Critical_ROB_Stalls_Percent_0_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 95005
Critical_ROB_Stalls_Percent_0_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 32370
Critical_ROB_Stalls_Percent_0_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 22427
Critical_ROB_Stalls_Percent_0_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 36676
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 353580
Critical_ROB_Stalls_Percent_1_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_1_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 739991
Critical_ROB_Stalls_Percent_1_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 95005
Critical_ROB_Stalls_Percent_1_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 32370
Critical_ROB_Stalls_Percent_1_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 22427
Critical_ROB_Stalls_Percent_1_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 36676
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 353580
Critical_ROB_Stalls_Percent_2_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_2_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 739991
Critical_ROB_Stalls_Percent_2_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 95005
Critical_ROB_Stalls_Percent_2_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 32370
Critical_ROB_Stalls_Percent_2_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 22427
Critical_ROB_Stalls_Percent_2_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 36676
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 353580
Critical_ROB_Stalls_Percent_3_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_3_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 739991
Critical_ROB_Stalls_Percent_3_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 95005
Critical_ROB_Stalls_Percent_3_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 32370
Critical_ROB_Stalls_Percent_3_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 22427
Critical_ROB_Stalls_Percent_3_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 36676
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 353580
Critical_ROB_Stalls_Percent_4_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_4_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 739991
Critical_ROB_Stalls_Percent_4_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 95005
Critical_ROB_Stalls_Percent_4_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 32370
Critical_ROB_Stalls_Percent_4_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 22427
Critical_ROB_Stalls_Percent_4_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 36676
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 353580
Critical_ROB_Stalls_Percent_5_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_5_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 739991
Critical_ROB_Stalls_Percent_5_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 95005
Critical_ROB_Stalls_Percent_5_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 32370
Critical_ROB_Stalls_Percent_5_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 22427
Critical_ROB_Stalls_Percent_5_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 36676
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 353580
Critical_ROB_Stalls_Percent_6_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_6_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 739991
Critical_ROB_Stalls_Percent_6_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 95005
Critical_ROB_Stalls_Percent_6_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 32370
Critical_ROB_Stalls_Percent_6_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 22427
Critical_ROB_Stalls_Percent_6_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 36676
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 353580
Critical_ROB_Stalls_Percent_7_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_7_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 739991
Critical_ROB_Stalls_Percent_7_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 95005
Critical_ROB_Stalls_Percent_7_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 32370
Critical_ROB_Stalls_Percent_7_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 22427
Critical_ROB_Stalls_Percent_7_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 36676
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 353580
Critical_ROB_Stalls_Percent_8_Bucket_0: 26667
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 3625499
Critical_ROB_Stalls_Percent_8_Bucket_1: 2215
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 739991
Critical_ROB_Stalls_Percent_8_Bucket_2: 11
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 95005
Critical_ROB_Stalls_Percent_8_Bucket_3: 1
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 32370
Critical_ROB_Stalls_Percent_8_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 22427
Critical_ROB_Stalls_Percent_8_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 36676
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 353580
Average ROB occupancy Load Stall Begin: 57.9892
Average ROB occupancy Load Stall End: 66.9185
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 4119435
 ROB Load Stall End Bucket Count 0: 3652166
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 326239
 ROB Load Stall End Bucket Count 1: 742206
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 70087
 ROB Load Stall End Bucket Count 2: 95016
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 28457
 ROB Load Stall End Bucket Count 3: 32371
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 19713
 ROB Load Stall End Bucket Count 4: 22427
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 75475
 ROB Load Stall End Bucket Count 5: 36676
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 295036
 ROB Load Stall End Bucket Count 6: 353580
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   13374829  HIT:   13374779  MISS:         50  HIT %:    99.9996  MISS %: 0.000373837   MPKI: 0.0005
ITLB LOAD TRANSLATION ACCESS:   13374829  HIT:   13374779  MISS:         50  HIT %:    99.9996  MISS %: 0.000373837   MPKI: 0.0005
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 376.7 cycles
ITLB RQ	ACCESS:   17522848	FORWARD:          0	MERGED:    4148011	TO_CACHE:   13374837

DTLB TOTAL     ACCESS:   20969960  HIT:   13505357  MISS:    7464603  HIT %:    64.4034  MISS %:    35.5966   MPKI: 74.646
DTLB LOAD TRANSLATION ACCESS:   20969960  HIT:   13505357  MISS:    7464603  HIT %:    64.4034  MISS %:    35.5966   MPKI: 74.646
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.0558 cycles
DTLB RQ	ACCESS:   29220680	FORWARD:          0	MERGED:    7725494	TO_CACHE:   21495186

STLB TOTAL     ACCESS:    7529792  HIT:    7517418  MISS:      12374  HIT %:    99.8357  MISS %:   0.164334   MPKI: 0.12374
STLB LOAD TRANSLATION ACCESS:    7464653  HIT:    7452279  MISS:      12374  HIT %:    99.8342  MISS %:   0.165768   MPKI: 0.12374
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      65139  HIT:      65139  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 407.961 cycles
STLB RQ	ACCESS:    7532537	FORWARD:          0	MERGED:       2745	TO_CACHE:    7529792

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   28954004  HIT:   17332364  MISS:   11621640  HIT %:    59.8617  MISS %:    40.1383   MPKI: 116.216
L1D LOAD      ACCESS:   17590987  HIT:    6834679  MISS:   10756308  HIT %:    38.8533  MISS %:    61.1467   MPKI: 107.563
L1D RFO       ACCESS:   11296013  HIT:   10494082  MISS:     801931  HIT %:    92.9008  MISS %:    7.09924   MPKI: 8.01931
L1D PREFETCH  ACCESS:      67004  HIT:       3603  MISS:      63401  HIT %:    5.37729  MISS %:    94.6227   MPKI: 0.63401
L1D PREFETCH  REQUESTED:     135768  ISSUED:     135768  USEFUL:      16839  USELESS:      46559
L1D USEFUL LOAD PREFETCHES:      16839 PREFETCH ISSUED TO LOWER LEVEL:      63405  ACCURACY: 26.5578
L1D TIMELY PREFETCHES:      16839 LATE PREFETCHES: 4 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 63405 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 58.3701 cycles
L1D RQ	ACCESS:   28701877	FORWARD:          0	MERGED:   10831409	TO_CACHE:   17861930
L1D WQ	ACCESS:   11359800	FORWARD:       8538	MERGED:       1050	TO_CACHE:   11358750
L1D PQ	ACCESS:      67884	FORWARD:          0	MERGED:          0	TO_CACHE:      67884

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 80201
L1D ROI Sum of L1D PQ occupancy: 1303692
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17497700  HIT:   17448043  MISS:      49657  HIT %:    99.7162  MISS %:   0.283792   MPKI: 0.49657
L1I LOAD      ACCESS:   17497700  HIT:   17448043  MISS:      49657  HIT %:    99.7162  MISS %:   0.283792   MPKI: 0.49657
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 17.0803 cycles
L1I RQ	ACCESS:   25902519	FORWARD:          0	MERGED:    8379671	TO_CACHE:   17522848

BTB TOTAL     ACCESS:     118409  HIT:     115197  MISS:       3212  HIT %:    97.2874  MISS %:    2.71263   MPKI: 0.03212
BTB BRANCH_DIRECT_JUMP	ACCESS:      31767  HIT:      31732  MISS:         35
BTB BRANCH_INDIRECT	ACCESS:      29385  HIT:      29307  MISS:         78
BTB BRANCH_CONDITIONAL	ACCESS:      45223  HIT:      44824  MISS:        399
BTB BRANCH_DIRECT_CALL	ACCESS:       6013  HIT:       5388  MISS:        625
BTB BRANCH_INDIRECT_CALL	ACCESS:          3  HIT:          0  MISS:          3
BTB BRANCH_RETURN	ACCESS:       6018  HIT:       3946  MISS:       2072
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   12479370  HIT:   11392116  MISS:    1087254  HIT %:    91.2876  MISS %:    8.71241   MPKI: 10.8725
L2C LOAD      ACCESS:   10600577  HIT:    9621587  MISS:     978990  HIT %:    90.7647  MISS %:    9.23525   MPKI: 9.7899
L2C DATA LOAD MPKI: 9.78144
L2C INSTRUCTION LOAD MPKI: 0.00846
L2C RFO       ACCESS:     800614  HIT:     788055  MISS:      12559  HIT %:    98.4313  MISS %:    1.56867   MPKI: 0.12559
L2C PREFETCH  ACCESS:     164139  HIT:      85553  MISS:      78586  HIT %:    52.1223  MISS %:    47.8777   MPKI: 0.78586
L2C DATA PREFETCH MPKI: 0.78586
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     894438  HIT:     894377  MISS:         61  HIT %:    99.9932  MISS %: 0.00681992   MPKI: 0.00061
L2C LOAD TRANSLATION ACCESS:      19602  HIT:       2544  MISS:      17058  HIT %:    12.9783  MISS %:    87.0217   MPKI: 0.17058
L2C PREFETCH  REQUESTED:     104464  ISSUED:     104464  USEFUL:      64097  USELESS:      14478
L2C USEFUL LOAD PREFETCHES:      64097 PREFETCH ISSUED TO LOWER LEVEL:      78600  ACCURACY: 81.5483
L2C TIMELY PREFETCHES:      64097 LATE PREFETCHES: 14 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 29929 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 219.236 cycles
L2C RQ	ACCESS:   11627494	FORWARD:          0	MERGED:          0	TO_CACHE:   11420793
L2C WQ	ACCESS:     894438	FORWARD:     206701	MERGED:          0	TO_CACHE:     894438
L2C PQ	ACCESS:     167869	FORWARD:          0	MERGED:       3431	TO_CACHE:     164438

L2C Instructions Evicting Data 779
L2C Translations Evicting Data 16669
L2C Data Evicting Data 1051686
L2C Instructions Evicting Instructions 44
L2C Translations Evicting Instructions 31
L2C Data Evicting Instructions 916
L2C Instructions Evicting Translations 23
L2C Translations Evicting Translations 358
L2C Data Evicting Translations 16687
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      12374  HIT:      12374  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      12374  HIT:      12374  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      12374  HIT:      12374  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      12374  HIT:      12374  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      12374  HIT:      12370  MISS:          4  HIT %:    99.9677  MISS %:  0.0323258   MPKI: 4e-05
PSCL3 LOAD TRANSLATION ACCESS:      12374  HIT:      12370  MISS:          4  HIT %:    99.9677  MISS %:  0.0323258   MPKI: 4e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      12374  HIT:       5083  MISS:       7291  HIT %:    41.0781  MISS %:    58.9219   MPKI: 0.07291
PSCL2 LOAD TRANSLATION ACCESS:      12374  HIT:       5083  MISS:       7291  HIT %:    41.0781  MISS %:    58.9219   MPKI: 0.07291
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1182388  HIT:     410190  MISS:     772198  HIT %:    34.6917  MISS %:    65.3083   MPKI: 7.72198
LLC LOAD      ACCESS:     978976  HIT:     284495  MISS:     694481  HIT %:    29.0605  MISS %:    70.9395   MPKI: 6.94481
LLC RFO       ACCESS:      12557  HIT:      11441  MISS:       1116  HIT %:    91.1125  MISS %:    8.88747   MPKI: 0.01116
LLC PREFETCH  ACCESS:      78600  HIT:       5340  MISS:      73260  HIT %:    6.79389  MISS %:    93.2061   MPKI: 0.7326
LLC WRITEBACK ACCESS:      95197  HIT:      93862  MISS:       1335  HIT %:    98.5976  MISS %:    1.40236   MPKI: 0.01335
LLC LOAD TRANSLATION ACCESS:      17058  HIT:      15052  MISS:       2006  HIT %:    88.2401  MISS %:    11.7599   MPKI: 0.02006
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      18106  USELESS:      54491
LLC USEFUL LOAD PREFETCHES:      18106 PREFETCH ISSUED TO LOWER LEVEL:      73260  ACCURACY: 24.7147
LLC TIMELY PREFETCHES:      18106 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 265.042 cycles
LLC RQ	ACCESS:    1008593	FORWARD:          0	MERGED:          0	TO_CACHE:    1008591
LLC WQ	ACCESS:      95197	FORWARD:          2	MERGED:          0	TO_CACHE:      95197
LLC PQ	ACCESS:      78600	FORWARD:          0	MERGED:          0	TO_CACHE:      78600

LLC Dense regions hint to LLC: 0

RAW hits: 44317
Loads Generated: 28746197
Loads sent to L1D: 28701877
Stores Generated: 11359949
Stores sent to L1D: 11359949
Major fault: 0 Minor fault: 14219
Allocated PAGES: 14219

stream: 
stream:times selected: 82560
stream:pref_filled: 66657
stream:pref_useful: 18702
stream:pref_late: 58
stream:misses: 498
stream:misses_by_poll: 0

CS: 
CS:times selected: 35544
CS:pref_filled: 2475
CS:pref_useful: 864
CS:pref_late: 0
CS:misses: 2982
CS:misses_by_poll: 11

CPLX: 
CPLX:times selected: 80118
CPLX:pref_filled: 1397
CPLX:pref_useful: 315
CPLX:pref_late: 0
CPLX:misses: 185633
CPLX:misses_by_poll: 1

NL_L1: 
NL:times selected: 21
NL:pref_filled: 18
NL:pref_useful: 7
NL:pref_late: 0
NL:misses: 26
NL:misses_by_poll: 0

total selections: 198243
total_filled: 63401
total_useful: 16839
total_late: 62
total_polluted: 12
total_misses_after_warmup: 360422
conflicts: 73811
Degree Incremented Times: 0
Degree Decremented Times: 9571

L1 IP Table Write Accesses: 378777
L1 IP Table Read Accesses: 304966
L1 RST Write Accesses: 71450
L1 RST Read Accesses: 142900
L1 CSPT Write Accesses: 71450
L1 CSPT Read Accesses: 141447
L1 RR Filter Tag Write Accesses: 67884
L1 RR Filter Tag Read Accesses: 5168014
L1 IP Table Tag Write Accesses: 532977
L1 IP Table Tag Read Accesses: 532977
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 627715
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 167023
test: 2413
L2 IP Table Read Accesses: 689747
L2 IP Table Write Accesses: 510849
L2 IP Table Tag Read Accesses: 397937
L2 IP Table Tag Write Accesses: 397937

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     337031  ROW_BUFFER_MISS:     433832
 DBUS_CONGESTED:        269
 WQ ROW_BUFFER_HIT:      46221  ROW_BUFFER_MISS:      49743  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 72470608
0banks busy for write cycles: 27562
1banks busy for read cycles: 19305526
1banks busy for write cycles: 5974014
2banks busy for read cycles: 5300161
2banks busy for write cycles: 1591710
3banks busy for read cycles: 12358778
3banks busy for write cycles: 2580117
4banks busy for read cycles: 3111590
4banks busy for write cycles: 1040870
5banks busy for read cycles: 453517
5banks busy for write cycles: 241685
6banks busy for read cycles: 34532
6banks busy for write cycles: 42793
7banks busy for read cycles: 2788
7banks busy for write cycles: 7247
8banks busy for read cycles: 721
8banks busy for write cycles: 1241

CPU 0 Branch Prediction Accuracy: 99.2948% MPKI: 0.01128 Average ROB Occupancy at Mispredict: 26.3848
Branch types
NOT_BRANCH: 99839730 99.8397%
BRANCH_DIRECT_JUMP: 31767 0.031767%
BRANCH_INDIRECT: 29385 0.029385%
BRANCH_CONDITIONAL: 86766 0.086766%
BRANCH_DIRECT_CALL: 6013 0.006013%
BRANCH_INDIRECT_CALL: 3 3e-06%
BRANCH_RETURN: 6018 0.006018%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 14219
