

================================================================
== Vivado HLS Report for 'aes_process_1'
================================================================
* Date:           Sat Dec 18 12:10:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1579|  2125|  1579|  2125|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes_mix_columns8_fu_185      |aes_mix_columns8      |   36|   36|   36|   36|   none  |
        |grp_aes_shift_rows_fu_194        |aes_shift_rows        |   19|   58|   19|   58|   none  |
        |grp_aes_substitute_bytes_fu_201  |aes_substitute_bytes  |   18|   18|   18|   18|   none  |
        |grp_aes_get_round_key5_fu_210    |aes_get_round_key5    |   10|   10|   10|   10|   none  |
        |grp_aes_add_round_key_fu_221     |aes_add_round_key     |   18|   18|   18|   18|   none  |
        |grp_aes_sequence_to_matr_fu_227  |aes_sequence_to_matr  |  169|  169|  169|  169|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1287|  1794| 99 ~ 138 |          -|          -|    13|    no    |
        |- Loop 2     |    40|    40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     891|   2514|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    558|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     967|   3198|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_aes_add_round_key_fu_221     |aes_add_round_key     |        0|      0|   55|  199|    0|
    |grp_aes_get_round_key5_fu_210    |aes_get_round_key5    |        0|      0|   51|  254|    0|
    |grp_aes_mix_columns8_fu_185      |aes_mix_columns8      |        0|      0|  168|  884|    0|
    |grp_aes_sequence_to_matr_fu_227  |aes_sequence_to_matr  |        0|      0|  115|  201|    0|
    |grp_aes_shift_rows_fu_194        |aes_shift_rows        |        0|      0|  477|  727|    0|
    |grp_aes_substitute_bytes_fu_201  |aes_substitute_bytes  |        0|      0|   25|  249|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                            |                      |        0|      0|  891| 2514|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_matrix_V_U  |aes_process_1_staeOg  |        1|  0|   0|    0|    16|   16|     1|          256|
    |round_key_V_U     |aes_process_1_staeOg  |        1|  0|   0|    0|    16|   16|     1|          256|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  0|   0|    0|    32|   32|     2|          512|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_306_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln24_fu_254_p2                |     +    |      0|  0|  13|           4|           1|
    |add_ln700_fu_321_p2               |     +    |      0|  0|  15|           5|           1|
    |column_fu_266_p2                  |     +    |      0|  0|  12|           3|           1|
    |i_V_fu_272_p2                     |     +    |      0|  0|  15|           5|           3|
    |i_fu_243_p2                       |     +    |      0|  0|  13|           4|           1|
    |row_fu_288_p2                     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln242_fu_260_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln244_fu_282_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln24_fu_237_p2               |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state13_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 126|          42|          27|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  101|         21|    1|         21|
    |column_0_i_reg_152                   |    9|          2|    3|          6|
    |expanded_key_V_ce0                   |    9|          2|    1|          2|
    |expanded_key_V_ce1                   |    9|          2|    1|          2|
    |grp_aes_get_round_key5_fu_210_round  |   21|          4|    7|         28|
    |i_0_reg_129                          |    9|          2|    4|          8|
    |m_axi_text_V_ARVALID                 |    9|          2|    1|          2|
    |m_axi_text_V_RREADY                  |    9|          2|    1|          2|
    |p_04_0_i_reg_140                     |    9|          2|    5|         10|
    |p_04_1_i_reg_163                     |    9|          2|    5|         10|
    |phi_ln16_reg_118                     |    9|          2|    4|          8|
    |round_key_V_address0                 |   15|          3|    4|         12|
    |round_key_V_address1                 |   15|          3|    4|         12|
    |round_key_V_ce0                      |   15|          3|    1|          3|
    |round_key_V_ce1                      |   15|          3|    1|          3|
    |round_key_V_we0                      |    9|          2|    1|          2|
    |round_key_V_we1                      |    9|          2|    1|          2|
    |row_0_i_reg_174                      |    9|          2|    3|          6|
    |s_boxes_V_ce0                        |    9|          2|    1|          2|
    |s_boxes_V_ce1                        |    9|          2|    1|          2|
    |state_matrix_V_address0              |   38|          7|    4|         28|
    |state_matrix_V_address1              |   27|          5|    4|         20|
    |state_matrix_V_ce0                   |   38|          7|    1|          7|
    |state_matrix_V_ce1                   |   27|          5|    1|          5|
    |state_matrix_V_d0                    |   33|          6|   16|         96|
    |state_matrix_V_d1                    |   27|          5|   16|         80|
    |state_matrix_V_we0                   |   33|          6|    1|          6|
    |state_matrix_V_we1                   |   27|          5|    1|          5|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  558|        111|   94|        390|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_345                              |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  20|   0|   20|          0|
    |column_0_i_reg_152                            |   3|   0|    3|          0|
    |column_reg_353                                |   3|   0|    3|          0|
    |grp_aes_add_round_key_fu_221_ap_start_reg     |   1|   0|    1|          0|
    |grp_aes_get_round_key5_fu_210_ap_start_reg    |   1|   0|    1|          0|
    |grp_aes_mix_columns8_fu_185_ap_start_reg      |   1|   0|    1|          0|
    |grp_aes_sequence_to_matr_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_shift_rows_fu_194_ap_start_reg        |   1|   0|    1|          0|
    |grp_aes_substitute_bytes_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_129                                   |   4|   0|    4|          0|
    |i_V_reg_358                                   |   5|   0|    5|          0|
    |i_reg_335                                     |   4|   0|    4|          0|
    |p_04_0_i_reg_140                              |   5|   0|    5|          0|
    |p_04_1_i_reg_163                              |   5|   0|    5|          0|
    |phi_ln16_reg_118                              |   4|   0|    4|          0|
    |row_0_i_reg_174                               |   3|   0|    3|          0|
    |row_reg_371                                   |   3|   0|    3|          0|
    |zext_ln244_reg_363                            |   3|   0|    6|          3|
    |zext_ln29_reg_340                             |   4|   0|    7|          3|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  76|   0|   82|          6|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   aes_process.1  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   aes_process.1  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   aes_process.1  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   aes_process.1  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   aes_process.1  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   aes_process.1  | return value |
|m_axi_text_V_AWVALID       | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWREADY       |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWADDR        | out |   32|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWID          | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWLEN         | out |   32|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWSIZE        | out |    3|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWBURST       | out |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWLOCK        | out |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWCACHE       | out |    4|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWPROT        | out |    3|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWQOS         | out |    4|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWREGION      | out |    4|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_AWUSER        | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WVALID        | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WREADY        |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WDATA         | out |   16|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WSTRB         | out |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WLAST         | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WID           | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_WUSER         | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARVALID       | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARREADY       |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARADDR        | out |   32|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARID          | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARLEN         | out |   32|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARSIZE        | out |    3|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARBURST       | out |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARLOCK        | out |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARCACHE       | out |    4|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARPROT        | out |    3|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARQOS         | out |    4|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARREGION      | out |    4|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_ARUSER        | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RVALID        |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RREADY        | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RDATA         |  in |   16|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RLAST         |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RID           |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RUSER         |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_RRESP         |  in |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_BVALID        |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_BREADY        | out |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_BRESP         |  in |    2|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_BID           |  in |    1|    m_axi   |      text_V      |    pointer   |
|m_axi_text_V_BUSER         |  in |    1|    m_axi   |      text_V      |    pointer   |
|text_V_offset              |  in |   31|   ap_none  |   text_V_offset  |    scalar    |
|expanded_key_V_address0    | out |    8|  ap_memory |  expanded_key_V  |     array    |
|expanded_key_V_ce0         | out |    1|  ap_memory |  expanded_key_V  |     array    |
|expanded_key_V_q0          |  in |   16|  ap_memory |  expanded_key_V  |     array    |
|expanded_key_V_address1    | out |    8|  ap_memory |  expanded_key_V  |     array    |
|expanded_key_V_ce1         | out |    1|  ap_memory |  expanded_key_V  |     array    |
|expanded_key_V_q1          |  in |   16|  ap_memory |  expanded_key_V  |     array    |
|s_boxes_V_address0         | out |   10|  ap_memory |     s_boxes_V    |     array    |
|s_boxes_V_ce0              | out |    1|  ap_memory |     s_boxes_V    |     array    |
|s_boxes_V_q0               |  in |    8|  ap_memory |     s_boxes_V    |     array    |
|s_boxes_V_address1         | out |   10|  ap_memory |     s_boxes_V    |     array    |
|s_boxes_V_ce1              | out |    1|  ap_memory |     s_boxes_V    |     array    |
|s_boxes_V_q1               |  in |    8|  ap_memory |     s_boxes_V    |     array    |
|multiplication_V_address0  | out |   12|  ap_memory | multiplication_V |     array    |
|multiplication_V_ce0       | out |    1|  ap_memory | multiplication_V |     array    |
|multiplication_V_q0        |  in |    8|  ap_memory | multiplication_V |     array    |
|multiplication_V_address1  | out |   12|  ap_memory | multiplication_V |     array    |
|multiplication_V_ce1       | out |    1|  ap_memory | multiplication_V |     array    |
|multiplication_V_q1        |  in |    8|  ap_memory | multiplication_V |     array    |
|sequence_out_V_address0    | out |    4|  ap_memory |  sequence_out_V  |     array    |
|sequence_out_V_ce0         | out |    1|  ap_memory |  sequence_out_V  |     array    |
|sequence_out_V_we0         | out |    1|  ap_memory |  sequence_out_V  |     array    |
|sequence_out_V_d0          | out |   16|  ap_memory |  sequence_out_V  |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

