
motordrive_home.elf:     file format elf32-littlenios2
motordrive_home.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x040001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x0000f254 memsz 0x0000f254 flags r-x
    LOAD off    0x00010274 vaddr 0x0400f274 paddr 0x04010e64 align 2**12
         filesz 0x00001bf0 memsz 0x00001bf0 flags rw-
    LOAD off    0x00012a54 vaddr 0x04012a54 paddr 0x04012a54 align 2**12
         filesz 0x00000000 memsz 0x000002f4 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000eca8  040001b4  040001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000418  0400ee5c  0400ee5c  0000fe5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001bf0  0400f274  04010e64  00010274  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002f4  04012a54  04012a54  00012a54  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00011e64  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000e18  00000000  00000000  00011e90  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 0000183b  00000000  00000000  00012ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00028c63  00000000  00000000  000144e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00008859  00000000  00000000  0003d146  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001634e  00000000  00000000  0004599f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001e68  00000000  00000000  0005bcf0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000023f9  00000000  00000000  0005db58  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000c8a4  00000000  00000000  0005ff51  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  0006c7f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000990  00000000  00000000  0006c858  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000709a5  2**0
                  CONTENTS, READONLY
 18 .cpu          00000007  00000000  00000000  000709a8  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000709af  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000709b0  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  000709b1  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  000709bc  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  000709c7  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000004  00000000  00000000  000709d2  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000049  00000000  00000000  000709d6  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     00064a50  00000000  00000000  00070a1f  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
040001b4 l    d  .text	00000000 .text
0400ee5c l    d  .rodata	00000000 .rodata
0400f274 l    d  .rwdata	00000000 .rwdata
04012a54 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
040001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 motordriver.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04000ccc l     F .text	00000058 __sprint_r
0400ef76 l     O .rodata	00000010 blanks.3452
0400ef66 l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
04002d30 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0400472c l     F .text	00000058 std
04004838 l     F .text	00000008 __fp_lock
04004840 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0400f274 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
04010e28 l     O .rwdata	00000004 charset
0400efac l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
0400f0f4 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
04008d04 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
04009e30 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0400a6a4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400a704 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0400a804 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
0400a924 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0400aa04 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0400ab60 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0400ad8c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04010e4c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
0400b058 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0400fc30 l     O .rwdata	000000c8 epcs_flash_controller_0
0400fcf8 l     O .rwdata	00001060 jtag_uart_0
04010d58 l     O .rwdata	000000c4 uart0
0400b180 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
0400b244 l     F .text	00000288 alt_epcs_flash_query
0400b20c l     F .text	00000038 alt_flash_device_register
0400b4cc l     F .text	00000108 alt_epcs_flash_memcmp
0400b954 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0400bda4 l     F .text	00000228 altera_avalon_jtag_uart_irq
0400bfcc l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_vars.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0400c808 l     F .text	0000009c altera_avalon_uart_irq
0400c8a4 l     F .text	000000e0 altera_avalon_uart_rxirq
0400c984 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0400cd70 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0400cf98 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
0400d150 l     F .text	00000038 epcs_await_wip_released
0400d188 l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0400da64 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0400df58 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
0400e094 l     F .text	000000dc alt_file_locked
0400e2f8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0400ec44 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0400edf8 l     F .text	00000040 alt_sim_halt
04000b80 g     F .text	0000001c putchar
040064e8 g     F .text	00000094 _mprec_log10
0400b854 g     F .text	00000090 alt_epcs_flash_get_info
040065d4 g     F .text	00000088 __any_on
04008018 g     F .text	00000070 _isatty_r
0400f0cc g     O .rodata	00000028 __mprec_tinytens
0400abc0 g     F .text	0000006c alt_main
04000ba4 g     F .text	000000a0 _puts_r
04012ab8 g     O .bss	00000100 alt_irq
04008088 g     F .text	00000078 _lseek_r
04010e64 g       *ABS*	00000000 __flash_rwdata_start
04009824 g     F .text	00000088 __eqdf2
04012d48 g       *ABS*	00000000 __alt_heap_start
04000b08 g     F .text	00000044 printf
04007998 g     F .text	00000068 __sseek
04004794 g     F .text	000000a4 __sinit
04007b98 g     F .text	00000130 __swbuf_r
0400546c g     F .text	00000084 _setlocale_r
04004894 g     F .text	00000068 __sfmoreglue
0400ac4c g     F .text	00000020 __malloc_unlock
04000540 g     F .text	00000078 Send4wheelDir
04012a80 g     O .bss	00000004 altera_avalon_timer_ts_freq
04005f64 g     F .text	000000e0 memmove
04004884 g     F .text	00000010 _cleanup
0400665c g     F .text	000000bc _Balloc
04009934 g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
0400d058 g     F .text	000000f8 epcs_sector_erase
04000000 g     F .entry	0000001c __reset
040009c8 g     F .text	00000140 ReadMotorSensor
04000020 g       *ABS*	00000000 __flash_exceptions_start
04007fa4 g     F .text	00000074 _fstat_r
04012a6c g     O .bss	00000004 errno
04012a74 g     O .bss	00000004 alt_argv
04018e1c g       *ABS*	00000000 _gp
0400af08 g     F .text	00000030 usleep
0400fab0 g     O .rwdata	00000180 alt_fd_list
04000b9c g     F .text	00000008 _putchar_r
0400d35c g     F .text	00000064 epcs_write_status_register
0400e754 g     F .text	00000094 alt_find_dev
04005ec4 g     F .text	000000a0 memcpy
04004878 g     F .text	0000000c _cleanup_r
04009acc g     F .text	000000f8 __floatsidf
0400e01c g     F .text	00000078 alt_io_redirect
04009a44 g     F .text	00000088 __ltdf2
0400ee5c g       *ABS*	00000000 __DTOR_END__
04000c44 g     F .text	00000014 puts
0400b9e8 g     F .text	0000011c alt_epcs_flash_write_block
04006438 g     F .text	000000b0 __ratio
0400c1e4 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
04000b4c g     F .text	00000034 _printf_r
04009f6c g     F .text	00000008 __udivsi3
0400a864 g     F .text	000000c0 isatty
0400efdc g     O .rodata	000000c8 __mprec_tens
04005448 g     F .text	00000008 __locale_charset
0400e9c0 g     F .text	00000090 alt_icache_flush
04012a60 g     O .bss	00000004 __malloc_top_pad
04010e24 g     O .rwdata	00000004 __mb_cur_max
04005450 g     F .text	0000000c _localeconv_r
04006d54 g     F .text	0000003c __i2b
04004e2c g     F .text	0000049c __sfvwrite_r
04007920 g     F .text	00000070 _sbrk_r
04008100 g     F .text	00000078 _read_r
0400f674 g     O .rwdata	0000000c __lc_ctype
04010e44 g     O .rwdata	00000004 alt_max_fd
0400a3a8 g     F .text	00000138 __unpack_d
04007e80 g     F .text	00000110 _fclose_r
040046f8 g     F .text	00000034 fflush
04012a64 g     O .bss	00000004 __malloc_max_sbrked_mem
04009194 g     F .text	00000074 __adddf3
0400b8e4 g     F .text	00000070 alt_epcs_flash_erase_block
04006318 g     F .text	00000120 __b2d
04008754 g     F .text	000005b0 __umoddi3
0400aa70 g     F .text	000000f0 lseek
04010e20 g     O .rwdata	00000004 _global_impure_ptr
0400d674 g     F .text	00000058 epcs_exit_4_bytes_mode
040072bc g     F .text	000005f4 _realloc_r
04012d48 g       *ABS*	00000000 __bss_end
0400de60 g     F .text	000000f8 alt_iic_isr_register
0400e3f0 g     F .text	0000010c alt_tick
04008178 g     F .text	000005dc __udivdi3
0400f0a4 g     O .rodata	00000028 __mprec_bigtens
04006fb0 g     F .text	00000120 __s2b
04009c9c g     F .text	00000194 __floatunsidf
04006238 g     F .text	00000060 __mcmp
0400c740 g     F .text	000000c8 altera_avalon_uart_init
04004860 g     F .text	00000018 __fp_lock_all
0400de18 g     F .text	00000048 alt_ic_irq_enabled
0400e358 g     F .text	00000098 alt_alarm_stop
04000780 g     F .text	00000088 ReadMotorDir
04012a84 g     O .bss	00000004 alt_irq_active
040000ec g     F .exceptions	000000c8 alt_irq_handler
0400fa88 g     O .rwdata	00000028 alt_dev_null
0400d96c g     F .text	00000044 alt_dcache_flush_all
04006104 g     F .text	00000070 __hi0bits
04009bc4 g     F .text	000000d8 __fixdfsi
04010e64 g       *ABS*	00000000 __ram_rwdata_end
04010e3c g     O .rwdata	00000008 alt_dev_list
0400af38 g     F .text	00000120 write
040071d4 g     F .text	000000e8 _putc_r
0400f274 g       *ABS*	00000000 __ram_rodata_end
0400a730 g     F .text	000000d4 fstat
04006e90 g     F .text	00000120 __pow5mult
04012a54 g     O .bss	00000004 __nlocale_changed
04009f74 g     F .text	00000008 __umodsi3
0400d530 g     F .text	0000006c epcs_read_electronic_signature
04012d48 g       *ABS*	00000000 end
0400cdd0 g     F .text	000001c8 altera_avalon_uart_write
0400bce4 g     F .text	000000c0 altera_avalon_jtag_uart_init
0400ee58 g       *ABS*	00000000 __CTOR_LIST__
06000000 g       *ABS*	00000000 __alt_stack_pointer
0400c6a0 g     F .text	00000058 altera_avalon_uart_write_fd
0400a014 g     F .text	00000080 __clzsi2
0400c6f8 g     F .text	00000048 altera_avalon_uart_close_fd
0400c408 g     F .text	00000240 altera_avalon_jtag_uart_write
04004784 g     F .text	00000004 __sfp_lock_acquire
04005de0 g     F .text	000000e4 memchr
04000d24 g     F .text	00001eac ___vfprintf_internal_r
04004b18 g     F .text	00000314 _free_r
0400ec48 g     F .text	000001b0 __call_exitprocs
04012a58 g     O .bss	00000004 __mlocale_changed
04010e30 g     O .rwdata	00000004 __malloc_sbrk_base
040001b4 g     F .text	0000004c _start
04012a88 g     O .bss	00000004 _alt_tick_rate
04006a20 g     F .text	0000014c __lshift
0400e51c g     F .text	00000238 alt_avalon_spi_command
04012a8c g     O .bss	00000004 _alt_nticks
0400ac6c g     F .text	00000120 read
0400b0ec g     F .text	00000094 alt_sys_init
0400eb10 g     F .text	00000134 __register_exitproc
040005b8 g     F .text	000000a4 Send4DriverEnable
04006b6c g     F .text	000001e8 __multiply
0400c07c g     F .text	00000074 altera_avalon_jtag_uart_close
0400f274 g       *ABS*	00000000 __ram_rwdata_start
0400ee5c g       *ABS*	00000000 __ram_rodata_start
04012a90 g     O .bss	00000028 __malloc_current_mallinfo
04006718 g     F .text	0000017c __d2b
0400cff8 g     F .text	00000060 epcs_read_status_register
0400bb9c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
0400e908 g     F .text	000000b8 alt_get_fd
0400d820 g     F .text	0000014c alt_busy_sleep
0400a4e0 g     F .text	000000c8 __fpcmp_parts_d
04007e10 g     F .text	00000070 _close_r
0400d59c g     F .text	00000080 epcs_read_device_id
0400ea9c g     F .text	00000074 memcmp
0400bc4c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
04012d48 g       *ABS*	00000000 __alt_stack_base
0400bc94 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00000000 g       *ABS*	00000000 __alt_mem_epcs_flash_controller_0
04002bf4 g     F .text	0000013c __swsetup_r
040095cc g     F .text	00000258 __divdf3
040048fc g     F .text	000000f0 __sfp
0400657c g     F .text	00000058 __copybits
0400f680 g     O .rwdata	00000408 __malloc_av_
04004790 g     F .text	00000004 __sinit_lock_release
04009208 g     F .text	000003c4 __muldf3
04007a7c g     F .text	00000060 __sread
0400e7e8 g     F .text	00000120 alt_find_file
04000878 g     F .text	00000150 ReadMotorSPeed
0400d9b0 g     F .text	000000b4 alt_dev_llist_insert
0400ac2c g     F .text	00000020 __malloc_lock
0400ae4c g     F .text	000000bc sbrk
040044fc g     F .text	000001fc _fflush_r
04007d5c g     F .text	000000b4 _calloc_r
04010e50 g     O .rwdata	00000008 alt_flash_dev_list
04012a54 g       *ABS*	00000000 __bss_start
04006044 g     F .text	00000098 memset
04000284 g     F .text	00000200 main
0400065c g     F .text	00000124 SendClrMotorEncoder
04012a78 g     O .bss	00000004 alt_envp
04012a68 g     O .bss	00000004 __malloc_max_total_mem
0400bbf4 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
04007cc8 g     F .text	0000001c __swbuf
04007990 g     F .text	00000008 __sclose
06000000 g       *ABS*	00000000 __alt_heap_limit
04007f90 g     F .text	00000014 fclose
04012bb8 g     O .bss	00000190 _atexit0
04002f48 g     F .text	000015b4 _dtoa_r
040056a0 g     F .text	00000740 _malloc_r
04010e48 g     O .rwdata	00000004 alt_errno
04005390 g     F .text	000000b8 _fwalk
040070d0 g     F .text	00000104 putc
04009eac g     F .text	00000060 __divsi3
0400f100 g     O .rodata	00000014 __thenan_df
040049ec g     F .text	0000012c _malloc_trim_r
0400ee5c g       *ABS*	00000000 __CTOR_END__
0400b5d4 g     F .text	00000280 alt_epcs_flash_write
04007adc g     F .text	000000bc strcmp
0400ee5c g       *ABS*	00000000 __flash_rodata_start
0400ee5c g       *ABS*	00000000 __DTOR_LIST__
040098ac g     F .text	00000088 __nedf2
0400b0b8 g     F .text	00000034 alt_irq_init
0400adec g     F .text	00000060 alt_release_fd
0400f114 g     O .rodata	00000100 __clz_tab
04012a5c g     O .bss	00000004 _PathLocale
0400ea50 g     F .text	00000014 atexit
04007ce4 g     F .text	00000078 _write_r
040054f0 g     F .text	0000001c setlocale
04010e1c g     O .rwdata	00000004 _impure_ptr
04012a70 g     O .bss	00000004 alt_argc
04012a7c g     O .bss	00000004 altera_avalon_timer_ts_base
0400db28 g     F .text	00000064 _do_dtors
04000000 g       *ABS*	00000000 __alt_mem_sdram_0
04000020 g       .exceptions	00000000 alt_irq_entry
04006298 g     F .text	00000080 __ulp
040078b0 g     F .text	00000040 __isinfd
04004848 g     F .text	00000018 __fp_unlock_all
04010e34 g     O .rwdata	00000008 alt_fs_list
04000200 g     F .text	00000084 InitSystem
04000020 g       *ABS*	00000000 __ram_exceptions_start
0400545c g     F .text	00000010 localeconv
0400d1c0 g     F .text	0000014c epcs_read_buffer
0400b1b8 g     F .text	00000054 alt_epcs_flash_init
04000484 g     F .text	000000bc Send4wheelPwm
0400dc8c g     F .text	00000050 alt_ic_isr_register
04000808 g     F .text	00000070 ReadMotorEncoder
04010e64 g       *ABS*	00000000 _edata
0400c648 g     F .text	00000058 altera_avalon_uart_read_fd
04012d48 g       *ABS*	00000000 _end
0400db8c g     F .text	0000007c alt_flash_open_dev
040001b4 g       *ABS*	00000000 __ram_exceptions_end
0400c0f0 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0400dd78 g     F .text	000000a0 alt_ic_irq_disable
0400d61c g     F .text	00000058 epcs_enter_4_bytes_mode
04007a00 g     F .text	0000007c __swrite
04010e2c g     O .rwdata	00000004 __malloc_trim_threshold
0400e4fc g     F .text	00000020 altera_nios2_qsys_irq_init
0400ea64 g     F .text	00000038 exit
040052c8 g     F .text	000000c8 _fwalk_reent
04006894 g     F .text	0000018c __mdiff
0400dc08 g     F .text	00000054 alt_flash_close_dev
04009f0c g     F .text	00000060 __modsi3
06000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
04004788 g     F .text	00000004 __sfp_lock_release
0400cae0 g     F .text	00000060 altera_avalon_uart_close
0400ee38 g     F .text	00000020 _exit
040078f0 g     F .text	00000030 __isnand
0400d6cc g     F .text	00000154 alt_alarm_start
04009f7c g     F .text	00000098 __muldi3
0400550c g     F .text	00000194 __smakebuf_r
04000c58 g     F .text	00000074 strlen
0400d30c g     F .text	00000050 epcs_write_enable
0400e170 g     F .text	00000188 open
040099bc g     F .text	00000088 __gedf2
0400dc5c g     F .text	00000030 alt_icache_flush_all
04010e58 g     O .rwdata	00000004 alt_priority_mask
0400dcdc g     F .text	0000009c alt_ic_irq_enable
04002bd0 g     F .text	00000024 __vfprintf_internal
0400cb40 g     F .text	00000230 altera_avalon_uart_read
04009114 g     F .text	00000080 __subdf3
0400bb04 g     F .text	00000098 alt_epcs_flash_read
04006174 g     F .text	000000c4 __lo0bits
04010e5c g     O .rwdata	00000008 alt_alarm_list
0400dac4 g     F .text	00000064 _do_ctors
0400a5a8 g     F .text	000000fc close
0400a984 g     F .text	00000080 alt_load
0400a094 g     F .text	00000314 __pack_d
00000000  w      *UND*	00000000 free
0400478c g     F .text	00000004 __sinit_lock_acquire
0400d3c0 g     F .text	00000170 epcs_write_buffer
04006d90 g     F .text	00000100 __multadd
040060dc g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 4000000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 4000004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 4000008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 400000c:	00bffd16 	blt	zero,r2,4000004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000010:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000014:	08406d14 	ori	at,at,436
    jmp r1
 4000018:	0800683a 	jmp	at
 400001c:	00000000 	call	0 <__alt_mem_epcs_flash_controller_0>

Disassembly of section .exceptions:

04000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 4000044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000ec0 	call	40000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000306 	br	4000098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 400008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 4000094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 4000098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 400009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 40000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 40000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000e8:	ef80083a 	eret

040000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000ec:	defff904 	addi	sp,sp,-28
 40000f0:	dfc00615 	stw	ra,24(sp)
 40000f4:	df000515 	stw	fp,20(sp)
 40000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 40000fc:	0005313a 	rdctl	r2,ipending
 4000100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 4000104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 4000108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 400010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000110:	00800044 	movi	r2,1
 4000114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 4000118:	e0ffff17 	ldw	r3,-4(fp)
 400011c:	e0bffe17 	ldw	r2,-8(fp)
 4000120:	1884703a 	and	r2,r3,r2
 4000124:	1005003a 	cmpeq	r2,r2,zero
 4000128:	1000161e 	bne	r2,zero,4000184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400012c:	e0bffd17 	ldw	r2,-12(fp)
 4000130:	00c10074 	movhi	r3,1025
 4000134:	18caae04 	addi	r3,r3,10936
 4000138:	100490fa 	slli	r2,r2,3
 400013c:	10c5883a 	add	r2,r2,r3
 4000140:	11400017 	ldw	r5,0(r2)
 4000144:	e0bffd17 	ldw	r2,-12(fp)
 4000148:	00c10074 	movhi	r3,1025
 400014c:	18caae04 	addi	r3,r3,10936
 4000150:	100490fa 	slli	r2,r2,3
 4000154:	10c5883a 	add	r2,r2,r3
 4000158:	10800104 	addi	r2,r2,4
 400015c:	11000017 	ldw	r4,0(r2)
 4000160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000164:	0005313a 	rdctl	r2,ipending
 4000168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 400016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 4000170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 4000174:	e0bfff17 	ldw	r2,-4(fp)
 4000178:	1004c03a 	cmpne	r2,r2,zero
 400017c:	103fe31e 	bne	r2,zero,400010c <alt_irq_handler+0x20>
 4000180:	00000706 	br	40001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 4000184:	e0bffe17 	ldw	r2,-8(fp)
 4000188:	1085883a 	add	r2,r2,r2
 400018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 4000190:	e0bffd17 	ldw	r2,-12(fp)
 4000194:	10800044 	addi	r2,r2,1
 4000198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 400019c:	003fde06 	br	4000118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 40001a0:	e037883a 	mov	sp,fp
 40001a4:	dfc00117 	ldw	ra,4(sp)
 40001a8:	df000017 	ldw	fp,0(sp)
 40001ac:	dec00204 	addi	sp,sp,8
 40001b0:	f800283a 	ret

Disassembly of section .text:

040001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 40001b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 40001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 40001bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 40001c0:	00bffd16 	blt	zero,r2,40001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 40001c4:	06c18034 	movhi	sp,1536
    ori sp, sp, %lo(__alt_stack_pointer)
 40001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 40001cc:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 40001d0:	d6a38714 	ori	gp,gp,36380
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 40001d4:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 40001d8:	108a9514 	ori	r2,r2,10836

    movhi r3, %hi(__bss_end)
 40001dc:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 40001e0:	18cb5214 	ori	r3,r3,11592

    beq r2, r3, 1f
 40001e4:	10c00326 	beq	r2,r3,40001f4 <_start+0x40>

0:
    stw zero, (r2)
 40001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001f0:	10fffd36 	bltu	r2,r3,40001e8 <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 40001f4:	400a9840 	call	400a984 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001f8:	400abc00 	call	400abc0 <alt_main>

040001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001fc:	003fff06 	br	40001fc <alt_after_alt_main>

04000200 <InitSystem>:
#include <unistd.h>
#include <io.h>
#include "motordriver.h"
#include "nios.h"

void InitSystem(sMotor_s *sMotor ){
 4000200:	defffc04 	addi	sp,sp,-16
 4000204:	dfc00315 	stw	ra,12(sp)
 4000208:	df000215 	stw	fp,8(sp)
 400020c:	df000204 	addi	fp,sp,8
 4000210:	e13fff15 	stw	r4,-4(fp)
    Send4wheelPwm(sMotor, 0, 0, 0, 0);
 4000214:	d8000015 	stw	zero,0(sp)
 4000218:	e13fff17 	ldw	r4,-4(fp)
 400021c:	000b883a 	mov	r5,zero
 4000220:	000d883a 	mov	r6,zero
 4000224:	000f883a 	mov	r7,zero
 4000228:	40004840 	call	4000484 <Send4wheelPwm>
    Send4wheelDir(sMotor, 0, 0, 0, 0);
 400022c:	d8000015 	stw	zero,0(sp)
 4000230:	e13fff17 	ldw	r4,-4(fp)
 4000234:	000b883a 	mov	r5,zero
 4000238:	000d883a 	mov	r6,zero
 400023c:	000f883a 	mov	r7,zero
 4000240:	40005400 	call	4000540 <Send4wheelDir>
    Send4DriverEnable(sMotor, 0, 0);
 4000244:	e13fff17 	ldw	r4,-4(fp)
 4000248:	000b883a 	mov	r5,zero
 400024c:	000d883a 	mov	r6,zero
 4000250:	40005b80 	call	40005b8 <Send4DriverEnable>
    SendClrMotorEncoder(sMotor, 1, 1, 1, 1); /* send clear feedback counter */
 4000254:	00800044 	movi	r2,1
 4000258:	d8800015 	stw	r2,0(sp)
 400025c:	e13fff17 	ldw	r4,-4(fp)
 4000260:	01400044 	movi	r5,1
 4000264:	01800044 	movi	r6,1
 4000268:	01c00044 	movi	r7,1
 400026c:	400065c0 	call	400065c <SendClrMotorEncoder>
}
 4000270:	e037883a 	mov	sp,fp
 4000274:	dfc00117 	ldw	ra,4(sp)
 4000278:	df000017 	ldw	fp,0(sp)
 400027c:	dec00204 	addi	sp,sp,8
 4000280:	f800283a 	ret

04000284 <main>:


int main()
{
 4000284:	deffe304 	addi	sp,sp,-116
 4000288:	dfc01c15 	stw	ra,112(sp)
 400028c:	df001b15 	stw	fp,108(sp)
 4000290:	df001b04 	addi	fp,sp,108
    sMotor_s sMotor; /* 宣告 sMotor結構變數 */
	unsigned int i, j;

	InitSystem(&sMotor); /* 初始系統 */
 4000294:	e13fe704 	addi	r4,fp,-100
 4000298:	40002000 	call	4000200 <InitSystem>
    printf("Hello from Nios II!\n");
 400029c:	01010074 	movhi	r4,1025
 40002a0:	213b9704 	addi	r4,r4,-4516
 40002a4:	4000c440 	call	4000c44 <puts>
    while(1){
        printf("1");
 40002a8:	01000c44 	movi	r4,49
 40002ac:	4000b800 	call	4000b80 <putchar>
        Send4wheelDir(&sMotor, 0,0,0,0);
 40002b0:	e13fe704 	addi	r4,fp,-100
 40002b4:	d8000015 	stw	zero,0(sp)
 40002b8:	000b883a 	mov	r5,zero
 40002bc:	000d883a 	mov	r6,zero
 40002c0:	000f883a 	mov	r7,zero
 40002c4:	40005400 	call	4000540 <Send4wheelDir>
        Send4wheelPwm(&sMotor, 10,15,20,25);
 40002c8:	e13fe704 	addi	r4,fp,-100
 40002cc:	00800644 	movi	r2,25
 40002d0:	d8800015 	stw	r2,0(sp)
 40002d4:	01400284 	movi	r5,10
 40002d8:	018003c4 	movi	r6,15
 40002dc:	01c00504 	movi	r7,20
 40002e0:	40004840 	call	4000484 <Send4wheelPwm>
        Send4DriverEnable(&sMotor,1, 1); /* open driver */
 40002e4:	e13fe704 	addi	r4,fp,-100
 40002e8:	01400044 	movi	r5,1
 40002ec:	01800044 	movi	r6,1
 40002f0:	40005b80 	call	40005b8 <Send4DriverEnable>
        usleep(5000000);
 40002f4:	01001334 	movhi	r4,76
 40002f8:	2112d004 	addi	r4,r4,19264
 40002fc:	400af080 	call	400af08 <usleep>
        ReadMotorDir( &sMotor);    /* read motor direction */
 4000300:	e13fe704 	addi	r4,fp,-100
 4000304:	40007800 	call	4000780 <ReadMotorDir>
        ReadMotorEncoder( &sMotor);/* read motor feedback encoder */
 4000308:	e13fe704 	addi	r4,fp,-100
 400030c:	40008080 	call	4000808 <ReadMotorEncoder>
        ReadMotorSPeed( &sMotor);  /* read motor speed */
 4000310:	e13fe704 	addi	r4,fp,-100
 4000314:	40008780 	call	4000878 <ReadMotorSPeed>
        ReadMotorSensor( &sMotor); /* read motor voltage and current */
 4000318:	e13fe704 	addi	r4,fp,-100
 400031c:	40009c80 	call	40009c8 <ReadMotorSensor>
        printf("Motor dir = %x\n", sMotor.sMotorAp.ucMotorFBDir);
 4000320:	e0bfeb03 	ldbu	r2,-84(fp)
 4000324:	11403fcc 	andi	r5,r2,255
 4000328:	01010074 	movhi	r4,1025
 400032c:	213b9c04 	addi	r4,r4,-4496
 4000330:	4000b080 	call	4000b08 <printf>
        printf("Motor speed = %d\n", sMotor.sMotorAp.uiMotorFBSpeed);
 4000334:	e17fec17 	ldw	r5,-80(fp)
 4000338:	01010074 	movhi	r4,1025
 400033c:	213ba004 	addi	r4,r4,-4480
 4000340:	4000b080 	call	4000b08 <printf>
        printf("Motor encoder = %d\n", sMotor.sMotorAp.uiMotorFBEncoder);
 4000344:	e17fed17 	ldw	r5,-76(fp)
 4000348:	01010074 	movhi	r4,1025
 400034c:	213ba504 	addi	r4,r4,-4460
 4000350:	4000b080 	call	4000b08 <printf>
        printf("Motor voltage = %d\n", sMotor.sMotorAp.uiVoltage);
 4000354:	e17fee17 	ldw	r5,-72(fp)
 4000358:	01010074 	movhi	r4,1025
 400035c:	213baa04 	addi	r4,r4,-4440
 4000360:	4000b080 	call	4000b08 <printf>
        printf("Motor current = %d\n", sMotor.sMotorAp.uiCurrent);
 4000364:	e17fef17 	ldw	r5,-68(fp)
 4000368:	01010074 	movhi	r4,1025
 400036c:	213baf04 	addi	r4,r4,-4420
 4000370:	4000b080 	call	4000b08 <printf>
        printf("Motor pwm = %d\n", sMotor.sMotorAp.ucMotorPWM);
 4000374:	e0bfeb43 	ldbu	r2,-83(fp)
 4000378:	11403fcc 	andi	r5,r2,255
 400037c:	01010074 	movhi	r4,1025
 4000380:	213bb404 	addi	r4,r4,-4400
 4000384:	4000b080 	call	4000b08 <printf>

        printf("2");
 4000388:	01000c84 	movi	r4,50
 400038c:	4000b800 	call	4000b80 <putchar>
        Send4wheelDir(&sMotor, 1,1,1,1);
 4000390:	e13fe704 	addi	r4,fp,-100
 4000394:	00800044 	movi	r2,1
 4000398:	d8800015 	stw	r2,0(sp)
 400039c:	01400044 	movi	r5,1
 40003a0:	01800044 	movi	r6,1
 40003a4:	01c00044 	movi	r7,1
 40003a8:	40005400 	call	4000540 <Send4wheelDir>
        Send4wheelPwm(&sMotor, 60,70,80,95);
 40003ac:	e13fe704 	addi	r4,fp,-100
 40003b0:	008017c4 	movi	r2,95
 40003b4:	d8800015 	stw	r2,0(sp)
 40003b8:	01400f04 	movi	r5,60
 40003bc:	01801184 	movi	r6,70
 40003c0:	01c01404 	movi	r7,80
 40003c4:	40004840 	call	4000484 <Send4wheelPwm>
        Send4DriverEnable(&sMotor,1, 1); /* open driver */
 40003c8:	e13fe704 	addi	r4,fp,-100
 40003cc:	01400044 	movi	r5,1
 40003d0:	01800044 	movi	r6,1
 40003d4:	40005b80 	call	40005b8 <Send4DriverEnable>
        usleep(5000000);
 40003d8:	01001334 	movhi	r4,76
 40003dc:	2112d004 	addi	r4,r4,19264
 40003e0:	400af080 	call	400af08 <usleep>
        ReadMotorDir( &sMotor);    /* read motor direction */
 40003e4:	e13fe704 	addi	r4,fp,-100
 40003e8:	40007800 	call	4000780 <ReadMotorDir>
        ReadMotorEncoder( &sMotor);/* read motor feedback encoder */
 40003ec:	e13fe704 	addi	r4,fp,-100
 40003f0:	40008080 	call	4000808 <ReadMotorEncoder>
        ReadMotorSPeed( &sMotor);  /* read motor speed */
 40003f4:	e13fe704 	addi	r4,fp,-100
 40003f8:	40008780 	call	4000878 <ReadMotorSPeed>
        ReadMotorSensor( &sMotor); /* read motor voltage and current */
 40003fc:	e13fe704 	addi	r4,fp,-100
 4000400:	40009c80 	call	40009c8 <ReadMotorSensor>
        printf("Motor dir = %x\n", sMotor.sMotorAp.ucMotorFBDir);
 4000404:	e0bfeb03 	ldbu	r2,-84(fp)
 4000408:	11403fcc 	andi	r5,r2,255
 400040c:	01010074 	movhi	r4,1025
 4000410:	213b9c04 	addi	r4,r4,-4496
 4000414:	4000b080 	call	4000b08 <printf>
        printf("Motor speed = %d\n", sMotor.sMotorAp.uiMotorFBSpeed);
 4000418:	e17fec17 	ldw	r5,-80(fp)
 400041c:	01010074 	movhi	r4,1025
 4000420:	213ba004 	addi	r4,r4,-4480
 4000424:	4000b080 	call	4000b08 <printf>
        printf("Motor encoder = %d\n", sMotor.sMotorAp.uiMotorFBEncoder);
 4000428:	e17fed17 	ldw	r5,-76(fp)
 400042c:	01010074 	movhi	r4,1025
 4000430:	213ba504 	addi	r4,r4,-4460
 4000434:	4000b080 	call	4000b08 <printf>
        printf("Motor voltage = %d\n", sMotor.sMotorAp.uiVoltage);
 4000438:	e17fee17 	ldw	r5,-72(fp)
 400043c:	01010074 	movhi	r4,1025
 4000440:	213baa04 	addi	r4,r4,-4440
 4000444:	4000b080 	call	4000b08 <printf>
        printf("Motor current = %d\n", sMotor.sMotorAp.uiCurrent);
 4000448:	e17fef17 	ldw	r5,-68(fp)
 400044c:	01010074 	movhi	r4,1025
 4000450:	213baf04 	addi	r4,r4,-4420
 4000454:	4000b080 	call	4000b08 <printf>
        printf("Motor pwm = %d\n", sMotor.sMotorAp.ucMotorPWM);
 4000458:	e0bfeb43 	ldbu	r2,-83(fp)
 400045c:	11403fcc 	andi	r5,r2,255
 4000460:	01010074 	movhi	r4,1025
 4000464:	213bb404 	addi	r4,r4,-4400
 4000468:	4000b080 	call	4000b08 <printf>
        printf("===============================\n", sMotor.sMotorAp.ucMotorPWM);
 400046c:	e0bfeb43 	ldbu	r2,-83(fp)
 4000470:	11403fcc 	andi	r5,r2,255
 4000474:	01010074 	movhi	r4,1025
 4000478:	213bb804 	addi	r4,r4,-4384
 400047c:	4000b080 	call	4000b08 <printf>

    }
 4000480:	003f8906 	br	40002a8 <main+0x24>

04000484 <Send4wheelPwm>:
                                        reg 20: motro C current [15:0]= {1'b0,channel[2:0], adcdata[11:0]}
                                        reg 25: motro D current [15:0]= {1'b0,channel[2:0], adcdata[11:0]}
 * */

void Send4wheelPwm(sMotor_s *sMotor, unsigned int PWM1, unsigned int PWM2,
                   unsigned int PWM3, unsigned int PWM4){
 4000484:	defffa04 	addi	sp,sp,-24
 4000488:	df000515 	stw	fp,20(sp)
 400048c:	df000504 	addi	fp,sp,20
 4000490:	e13ffc15 	stw	r4,-16(fp)
 4000494:	e17ffd15 	stw	r5,-12(fp)
 4000498:	e1bffe15 	stw	r6,-8(fp)
 400049c:	e1ffff15 	stw	r7,-4(fp)
	unsigned int PMWDuty;

	PMWDuty = TRIGGER | PWM1| (PWM2<<7) | (PWM3<<14) | (PWM4<<21);
 40004a0:	e0bffe17 	ldw	r2,-8(fp)
 40004a4:	100691fa 	slli	r3,r2,7
 40004a8:	e0bffd17 	ldw	r2,-12(fp)
 40004ac:	1886b03a 	or	r3,r3,r2
 40004b0:	e0bfff17 	ldw	r2,-4(fp)
 40004b4:	100493ba 	slli	r2,r2,14
 40004b8:	1886b03a 	or	r3,r3,r2
 40004bc:	e0800117 	ldw	r2,4(fp)
 40004c0:	1004957a 	slli	r2,r2,21
 40004c4:	1884b03a 	or	r2,r3,r2
 40004c8:	10a00034 	orhi	r2,r2,32768
 40004cc:	e0bffb15 	stw	r2,-20(fp)
//	printf("0x%x\n", PWM1);
	IOWR(MOTORDRIVERREG_BASE, 0, PMWDuty); /* write PWM duty */
 40004d0:	e0fffb17 	ldw	r3,-20(fp)
 40004d4:	00860004 	movi	r2,6144
 40004d8:	10c00035 	stwio	r3,0(r2)
	IOWR(MOTORDRIVERREG_BASE, 0, 0);       /* set trigger to 0 */
 40004dc:	00860004 	movi	r2,6144
 40004e0:	10000035 	stwio	zero,0(r2)
	sMotor->uiR00MotorPWMduty = PMWDuty;
 40004e4:	e0fffc17 	ldw	r3,-16(fp)
 40004e8:	e0bffb17 	ldw	r2,-20(fp)
 40004ec:	18800015 	stw	r2,0(r3)
	/* record pWM*/
	sMotor->sMotorAp.ucMotorPWM = PWM1;
 40004f0:	e0bffd17 	ldw	r2,-12(fp)
 40004f4:	1007883a 	mov	r3,r2
 40004f8:	e0bffc17 	ldw	r2,-16(fp)
 40004fc:	10c00445 	stb	r3,17(r2)
    sMotor->sMotorBp.ucMotorPWM = PWM2;
 4000500:	e0bffe17 	ldw	r2,-8(fp)
 4000504:	1007883a 	mov	r3,r2
 4000508:	e0bffc17 	ldw	r2,-16(fp)
 400050c:	10c00945 	stb	r3,37(r2)
    sMotor->sMotorCp.ucMotorPWM = PWM3;
 4000510:	e0bfff17 	ldw	r2,-4(fp)
 4000514:	1007883a 	mov	r3,r2
 4000518:	e0bffc17 	ldw	r2,-16(fp)
 400051c:	10c00e45 	stb	r3,57(r2)
    sMotor->sMotorDp.ucMotorPWM = PWM4;
 4000520:	e0800117 	ldw	r2,4(fp)
 4000524:	1007883a 	mov	r3,r2
 4000528:	e0bffc17 	ldw	r2,-16(fp)
 400052c:	10c01345 	stb	r3,77(r2)

}
 4000530:	e037883a 	mov	sp,fp
 4000534:	df000017 	ldw	fp,0(sp)
 4000538:	dec00104 	addi	sp,sp,4
 400053c:	f800283a 	ret

04000540 <Send4wheelDir>:

void Send4wheelDir(sMotor_s *sMotor, unsigned int uiWheelDir1, unsigned int uiWheelDir2,
                   unsigned int uiWheelDir3, unsigned int uiWheelDir4){
 4000540:	defffa04 	addi	sp,sp,-24
 4000544:	df000515 	stw	fp,20(sp)
 4000548:	df000504 	addi	fp,sp,20
 400054c:	e13ffc15 	stw	r4,-16(fp)
 4000550:	e17ffd15 	stw	r5,-12(fp)
 4000554:	e1bffe15 	stw	r6,-8(fp)
 4000558:	e1ffff15 	stw	r7,-4(fp)
	unsigned int uiRegData;

	uiRegData = uiWheelDir1| (uiWheelDir2<<2) | (uiWheelDir3<<4) | (uiWheelDir4<<6);
 400055c:	e0bffe17 	ldw	r2,-8(fp)
 4000560:	1085883a 	add	r2,r2,r2
 4000564:	1085883a 	add	r2,r2,r2
 4000568:	1007883a 	mov	r3,r2
 400056c:	e0bffd17 	ldw	r2,-12(fp)
 4000570:	1886b03a 	or	r3,r3,r2
 4000574:	e0bfff17 	ldw	r2,-4(fp)
 4000578:	1004913a 	slli	r2,r2,4
 400057c:	1886b03a 	or	r3,r3,r2
 4000580:	e0800117 	ldw	r2,4(fp)
 4000584:	100491ba 	slli	r2,r2,6
 4000588:	1884b03a 	or	r2,r3,r2
 400058c:	e0bffb15 	stw	r2,-20(fp)
//	printf("0x%x\n", uiRegData);
	IOWR(MOTORDRIVERREG_BASE, 1, uiRegData); /* write motor direction register */
 4000590:	e0fffb17 	ldw	r3,-20(fp)
 4000594:	00860104 	movi	r2,6148
 4000598:	10c00035 	stwio	r3,0(r2)
	sMotor->uiR01MotorDriverDirection = uiRegData;
 400059c:	e0fffc17 	ldw	r3,-16(fp)
 40005a0:	e0bffb17 	ldw	r2,-20(fp)
 40005a4:	18800115 	stw	r2,4(r3)
}
 40005a8:	e037883a 	mov	sp,fp
 40005ac:	df000017 	ldw	fp,0(sp)
 40005b0:	dec00104 	addi	sp,sp,4
 40005b4:	f800283a 	ret

040005b8 <Send4DriverEnable>:

void Send4DriverEnable(sMotor_s *sMotor, unsigned int uiDriver1, unsigned int uiDriver2){
 40005b8:	defffb04 	addi	sp,sp,-20
 40005bc:	df000415 	stw	fp,16(sp)
 40005c0:	df000404 	addi	fp,sp,16
 40005c4:	e13ffd15 	stw	r4,-12(fp)
 40005c8:	e17ffe15 	stw	r5,-8(fp)
 40005cc:	e1bfff15 	stw	r6,-4(fp)
    unsigned int uiRegData;

    uiRegData = IORD(MOTORDRIVERREG_BASE, 3); /* read motor control register */
 40005d0:	00860304 	movi	r2,6156
 40005d4:	10800037 	ldwio	r2,0(r2)
 40005d8:	e0bffc15 	stw	r2,-16(fp)
    if(uiDriver1 > 0){
 40005dc:	e0bffe17 	ldw	r2,-8(fp)
 40005e0:	1005003a 	cmpeq	r2,r2,zero
 40005e4:	1000041e 	bne	r2,zero,40005f8 <Send4DriverEnable+0x40>
        uiRegData = uiRegData | 0x00000100; /* set driver 1 flag */
 40005e8:	e0bffc17 	ldw	r2,-16(fp)
 40005ec:	10804014 	ori	r2,r2,256
 40005f0:	e0bffc15 	stw	r2,-16(fp)
 40005f4:	00000406 	br	4000608 <Send4DriverEnable+0x50>
    }else {
        uiRegData = uiRegData & 0xfffffeff; /* clear flag */
 40005f8:	e0bffc17 	ldw	r2,-16(fp)
 40005fc:	00ffbfc4 	movi	r3,-257
 4000600:	10c4703a 	and	r2,r2,r3
 4000604:	e0bffc15 	stw	r2,-16(fp)
    }
    if(uiDriver2 > 0){
 4000608:	e0bfff17 	ldw	r2,-4(fp)
 400060c:	1005003a 	cmpeq	r2,r2,zero
 4000610:	1000041e 	bne	r2,zero,4000624 <Send4DriverEnable+0x6c>
        uiRegData = uiRegData | 0x00000200; /* set driver 2 flag */
 4000614:	e0bffc17 	ldw	r2,-16(fp)
 4000618:	10808014 	ori	r2,r2,512
 400061c:	e0bffc15 	stw	r2,-16(fp)
 4000620:	00000406 	br	4000634 <Send4DriverEnable+0x7c>
    }else {
        uiRegData = uiRegData & 0xfffffdff; /* clear driver 2 flag */
 4000624:	e0bffc17 	ldw	r2,-16(fp)
 4000628:	00ff7fc4 	movi	r3,-513
 400062c:	10c4703a 	and	r2,r2,r3
 4000630:	e0bffc15 	stw	r2,-16(fp)
    }

//  printf("0x%x\n", uiRegData);
    IOWR(MOTORDRIVERREG_BASE, 3, uiRegData); /* write PWM duty */
 4000634:	e0fffc17 	ldw	r3,-16(fp)
 4000638:	00860304 	movi	r2,6156
 400063c:	10c00035 	stwio	r3,0(r2)
    sMotor->uiR03MotorControl = uiRegData; /* store R03 */
 4000640:	e0fffd17 	ldw	r3,-12(fp)
 4000644:	e0bffc17 	ldw	r2,-16(fp)
 4000648:	18800315 	stw	r2,12(r3)
}
 400064c:	e037883a 	mov	sp,fp
 4000650:	df000017 	ldw	fp,0(sp)
 4000654:	dec00104 	addi	sp,sp,4
 4000658:	f800283a 	ret

0400065c <SendClrMotorEncoder>:

void SendClrMotorEncoder(sMotor_s *sMotor, unsigned int uiME1, unsigned int uiME2,
                         unsigned int uiME3, unsigned int uiME4){
 400065c:	defff904 	addi	sp,sp,-28
 4000660:	dfc00615 	stw	ra,24(sp)
 4000664:	df000515 	stw	fp,20(sp)
 4000668:	df000504 	addi	fp,sp,20
 400066c:	e13ffc15 	stw	r4,-16(fp)
 4000670:	e17ffd15 	stw	r5,-12(fp)
 4000674:	e1bffe15 	stw	r6,-8(fp)
 4000678:	e1ffff15 	stw	r7,-4(fp)
        [3]: clear Top motor feedback Accumulate counter
        [8]: 1: driver 1 enable, 0: driver 1 disable
        [9]: 1: driver 2 enable, 0: driver 2 disable
*/

    uiRegData = IORD(MOTORDRIVERREG_BASE, 3); /* read motor control register */
 400067c:	00860304 	movi	r2,6156
 4000680:	10800037 	ldwio	r2,0(r2)
 4000684:	e0bffb15 	stw	r2,-20(fp)
    if(uiME1 > 0){
 4000688:	e0bffd17 	ldw	r2,-12(fp)
 400068c:	1005003a 	cmpeq	r2,r2,zero
 4000690:	1000041e 	bne	r2,zero,40006a4 <SendClrMotorEncoder+0x48>
        uiRegData = uiRegData | 0x01;       /* send clear motor A encoder counter command */
 4000694:	e0bffb17 	ldw	r2,-20(fp)
 4000698:	10800054 	ori	r2,r2,1
 400069c:	e0bffb15 	stw	r2,-20(fp)
 40006a0:	00000406 	br	40006b4 <SendClrMotorEncoder+0x58>
    }else {
        uiRegData = uiRegData & 0xFFFFFFFE; /* close clear motor A encoder counter command */
 40006a4:	e0bffb17 	ldw	r2,-20(fp)
 40006a8:	00ffff84 	movi	r3,-2
 40006ac:	10c4703a 	and	r2,r2,r3
 40006b0:	e0bffb15 	stw	r2,-20(fp)
    }
    if(uiME2 > 0){
 40006b4:	e0bffe17 	ldw	r2,-8(fp)
 40006b8:	1005003a 	cmpeq	r2,r2,zero
 40006bc:	1000041e 	bne	r2,zero,40006d0 <SendClrMotorEncoder+0x74>
        uiRegData = uiRegData | 0x02;       /* send clear motor B encoder counter command */
 40006c0:	e0bffb17 	ldw	r2,-20(fp)
 40006c4:	10800094 	ori	r2,r2,2
 40006c8:	e0bffb15 	stw	r2,-20(fp)
 40006cc:	00000406 	br	40006e0 <SendClrMotorEncoder+0x84>
    }else {
        uiRegData = uiRegData & 0xFFFFFFFD; /* close clear motor B encoder counter command */
 40006d0:	e0bffb17 	ldw	r2,-20(fp)
 40006d4:	00ffff44 	movi	r3,-3
 40006d8:	10c4703a 	and	r2,r2,r3
 40006dc:	e0bffb15 	stw	r2,-20(fp)
    }
    if(uiME3 > 0){
 40006e0:	e0bfff17 	ldw	r2,-4(fp)
 40006e4:	1005003a 	cmpeq	r2,r2,zero
 40006e8:	1000041e 	bne	r2,zero,40006fc <SendClrMotorEncoder+0xa0>
        uiRegData = uiRegData | 0x04; /* close clear motor C encoder counter command */
 40006ec:	e0bffb17 	ldw	r2,-20(fp)
 40006f0:	10800114 	ori	r2,r2,4
 40006f4:	e0bffb15 	stw	r2,-20(fp)
 40006f8:	00000406 	br	400070c <SendClrMotorEncoder+0xb0>
    }else {
        uiRegData = uiRegData & 0xFFFFFFFB; /* close clear motor C encoder counter command */
 40006fc:	e0bffb17 	ldw	r2,-20(fp)
 4000700:	00fffec4 	movi	r3,-5
 4000704:	10c4703a 	and	r2,r2,r3
 4000708:	e0bffb15 	stw	r2,-20(fp)
    }
    if(uiME4 > 0){
 400070c:	e0800217 	ldw	r2,8(fp)
 4000710:	1005003a 	cmpeq	r2,r2,zero
 4000714:	1000041e 	bne	r2,zero,4000728 <SendClrMotorEncoder+0xcc>
        uiRegData = uiRegData | 0x08;       /* send clear motor D encoder counter command */
 4000718:	e0bffb17 	ldw	r2,-20(fp)
 400071c:	10800214 	ori	r2,r2,8
 4000720:	e0bffb15 	stw	r2,-20(fp)
 4000724:	00000406 	br	4000738 <SendClrMotorEncoder+0xdc>
    }else {
        uiRegData = uiRegData & 0xFFFFFFF7; /* close clear motor D encoder counter command */
 4000728:	e0bffb17 	ldw	r2,-20(fp)
 400072c:	00fffdc4 	movi	r3,-9
 4000730:	10c4703a 	and	r2,r2,r3
 4000734:	e0bffb15 	stw	r2,-20(fp)
    }

//  printf("0x%x\n", iRegData);
    IOWR(MOTORDRIVERREG_BASE, 3, uiRegData); /* send clear motor encoder command  */
 4000738:	e0fffb17 	ldw	r3,-20(fp)
 400073c:	00860304 	movi	r2,6156
 4000740:	10c00035 	stwio	r3,0(r2)
    usleep(1);
 4000744:	01000044 	movi	r4,1
 4000748:	400af080 	call	400af08 <usleep>
    IOWR(MOTORDRIVERREG_BASE, 3, uiRegData&0xfffffff0); /* close clear motor encoder command  */
 400074c:	e0fffb17 	ldw	r3,-20(fp)
 4000750:	00bffc04 	movi	r2,-16
 4000754:	1886703a 	and	r3,r3,r2
 4000758:	00860304 	movi	r2,6156
 400075c:	10c00035 	stwio	r3,0(r2)
    sMotor->uiR03MotorControl = uiRegData; /* store R03 */
 4000760:	e0fffc17 	ldw	r3,-16(fp)
 4000764:	e0bffb17 	ldw	r2,-20(fp)
 4000768:	18800315 	stw	r2,12(r3)
}
 400076c:	e037883a 	mov	sp,fp
 4000770:	dfc00117 	ldw	ra,4(sp)
 4000774:	df000017 	ldw	fp,0(sp)
 4000778:	dec00204 	addi	sp,sp,8
 400077c:	f800283a 	ret

04000780 <ReadMotorDir>:

void ReadMotorDir(sMotor_s *sMotor){
 4000780:	defffd04 	addi	sp,sp,-12
 4000784:	df000215 	stw	fp,8(sp)
 4000788:	df000204 	addi	fp,sp,8
 400078c:	e13fff15 	stw	r4,-4(fp)
    unsigned int uiMotorFBDir;

    uiMotorFBDir = IORD(MOTORDRIVERREG_BASE, 2);
 4000790:	00860204 	movi	r2,6152
 4000794:	10800037 	ldwio	r2,0(r2)
 4000798:	e0bffe15 	stw	r2,-8(fp)

    sMotor->sMotorAp.ucMotorFBDir = uiMotorFBDir      & 0x01;
 400079c:	e0bffe17 	ldw	r2,-8(fp)
 40007a0:	1080004c 	andi	r2,r2,1
 40007a4:	1007883a 	mov	r3,r2
 40007a8:	e0bfff17 	ldw	r2,-4(fp)
 40007ac:	10c00405 	stb	r3,16(r2)
    sMotor->sMotorBp.ucMotorFBDir = (uiMotorFBDir>>1) & 0x01;
 40007b0:	e0bffe17 	ldw	r2,-8(fp)
 40007b4:	1004d07a 	srli	r2,r2,1
 40007b8:	1080004c 	andi	r2,r2,1
 40007bc:	1007883a 	mov	r3,r2
 40007c0:	e0bfff17 	ldw	r2,-4(fp)
 40007c4:	10c00905 	stb	r3,36(r2)
    sMotor->sMotorCp.ucMotorFBDir = (uiMotorFBDir>>2) & 0x01;
 40007c8:	e0bffe17 	ldw	r2,-8(fp)
 40007cc:	1004d0ba 	srli	r2,r2,2
 40007d0:	1080004c 	andi	r2,r2,1
 40007d4:	1007883a 	mov	r3,r2
 40007d8:	e0bfff17 	ldw	r2,-4(fp)
 40007dc:	10c00e05 	stb	r3,56(r2)
    sMotor->sMotorDp.ucMotorFBDir = (uiMotorFBDir>>3) & 0x01;
 40007e0:	e0bffe17 	ldw	r2,-8(fp)
 40007e4:	1004d0fa 	srli	r2,r2,3
 40007e8:	1080004c 	andi	r2,r2,1
 40007ec:	1007883a 	mov	r3,r2
 40007f0:	e0bfff17 	ldw	r2,-4(fp)
 40007f4:	10c01305 	stb	r3,76(r2)

}
 40007f8:	e037883a 	mov	sp,fp
 40007fc:	df000017 	ldw	fp,0(sp)
 4000800:	dec00104 	addi	sp,sp,4
 4000804:	f800283a 	ret

04000808 <ReadMotorEncoder>:
void ReadMotorEncoder(sMotor_s *sMotor){
 4000808:	defffe04 	addi	sp,sp,-8
 400080c:	df000115 	stw	fp,4(sp)
 4000810:	df000104 	addi	fp,sp,4
 4000814:	e13fff15 	stw	r4,-4(fp)

    sMotor->sMotorAp.uiMotorFBEncoder = IORD(MOTORDRIVERREG_BASE, 7);
 4000818:	00860704 	movi	r2,6172
 400081c:	10800037 	ldwio	r2,0(r2)
 4000820:	1007883a 	mov	r3,r2
 4000824:	e0bfff17 	ldw	r2,-4(fp)
 4000828:	10c00615 	stw	r3,24(r2)
    sMotor->sMotorBp.uiMotorFBEncoder = IORD(MOTORDRIVERREG_BASE, 12);
 400082c:	00860c04 	movi	r2,6192
 4000830:	10800037 	ldwio	r2,0(r2)
 4000834:	1007883a 	mov	r3,r2
 4000838:	e0bfff17 	ldw	r2,-4(fp)
 400083c:	10c00b15 	stw	r3,44(r2)
    sMotor->sMotorCp.uiMotorFBEncoder = IORD(MOTORDRIVERREG_BASE, 17);
 4000840:	00861104 	movi	r2,6212
 4000844:	10800037 	ldwio	r2,0(r2)
 4000848:	1007883a 	mov	r3,r2
 400084c:	e0bfff17 	ldw	r2,-4(fp)
 4000850:	10c01015 	stw	r3,64(r2)
    sMotor->sMotorDp.uiMotorFBEncoder = IORD(MOTORDRIVERREG_BASE, 22);
 4000854:	00861604 	movi	r2,6232
 4000858:	10800037 	ldwio	r2,0(r2)
 400085c:	1007883a 	mov	r3,r2
 4000860:	e0bfff17 	ldw	r2,-4(fp)
 4000864:	10c01515 	stw	r3,84(r2)

}
 4000868:	e037883a 	mov	sp,fp
 400086c:	df000017 	ldw	fp,0(sp)
 4000870:	dec00104 	addi	sp,sp,4
 4000874:	f800283a 	ret

04000878 <ReadMotorSPeed>:
void ReadMotorSPeed(sMotor_s *sMotor){
 4000878:	defffc04 	addi	sp,sp,-16
 400087c:	df000315 	stw	fp,12(sp)
 4000880:	df000304 	addi	fp,sp,12
 4000884:	e13fff15 	stw	r4,-4(fp)
//                                        [14]: Motor D voltage sensor fifo status, (1: indicated fifo not empty)
//                                        [15]: Motor D current sensor fifo status, (1: indicated fifo not empty)
//                                        [30:16]: reserve.
//                                     */
    /*-------------read speed ---------------*/
    uiFifostatus = IORD(MOTORDRIVERREG_BASE, 4); /* r04 motor fifo status */
 4000888:	00860404 	movi	r2,6160
 400088c:	10800037 	ldwio	r2,0(r2)
 4000890:	e0bffe15 	stw	r2,-8(fp)
    if(uiFifostatus & 0x01){ /* check motor A speed fifo status */
 4000894:	e0bffe17 	ldw	r2,-8(fp)
 4000898:	1080004c 	andi	r2,r2,1
 400089c:	10803fcc 	andi	r2,r2,255
 40008a0:	1005003a 	cmpeq	r2,r2,zero
 40008a4:	10000a1e 	bne	r2,zero,40008d0 <ReadMotorSPeed+0x58>
        uiSpeedCnt = IORD(MOTORDRIVERREG_BASE, 8); /* motor A speed counter */
 40008a8:	00860804 	movi	r2,6176
 40008ac:	10800037 	ldwio	r2,0(r2)
 40008b0:	e0bffd15 	stw	r2,-12(fp)
        sMotor->sMotorAp.uiMotorFBSpeed = uiSpeedCnt & 0x7fffffff; /* clear trigger */
 40008b4:	e0fffd17 	ldw	r3,-12(fp)
 40008b8:	00a00034 	movhi	r2,32768
 40008bc:	10bfffc4 	addi	r2,r2,-1
 40008c0:	1886703a 	and	r3,r3,r2
 40008c4:	e0bfff17 	ldw	r2,-4(fp)
 40008c8:	10c00515 	stw	r3,20(r2)
 40008cc:	00000406 	br	40008e0 <ReadMotorSPeed+0x68>
    }else{
    	sMotor->sMotorAp.uiMotorFBSpeed = 0xdeadbeef; /* no data */
 40008d0:	e0ffff17 	ldw	r3,-4(fp)
 40008d4:	00b7abb4 	movhi	r2,57006
 40008d8:	10afbbc4 	addi	r2,r2,-16657
 40008dc:	18800515 	stw	r2,20(r3)
    }
    if(uiFifostatus & 0x02){ /* check motor B speed fifo status */
 40008e0:	e0bffe17 	ldw	r2,-8(fp)
 40008e4:	1080008c 	andi	r2,r2,2
 40008e8:	1005003a 	cmpeq	r2,r2,zero
 40008ec:	10000a1e 	bne	r2,zero,4000918 <ReadMotorSPeed+0xa0>
        uiSpeedCnt = IORD(MOTORDRIVERREG_BASE, 13); /* motor A speed counter */
 40008f0:	00860d04 	movi	r2,6196
 40008f4:	10800037 	ldwio	r2,0(r2)
 40008f8:	e0bffd15 	stw	r2,-12(fp)
    	sMotor->sMotorBp.uiMotorFBSpeed = uiSpeedCnt & 0x7fffffff; /* clear trigger */
 40008fc:	e0fffd17 	ldw	r3,-12(fp)
 4000900:	00a00034 	movhi	r2,32768
 4000904:	10bfffc4 	addi	r2,r2,-1
 4000908:	1886703a 	and	r3,r3,r2
 400090c:	e0bfff17 	ldw	r2,-4(fp)
 4000910:	10c00a15 	stw	r3,40(r2)
 4000914:	00000406 	br	4000928 <ReadMotorSPeed+0xb0>
    }else{
    	sMotor->sMotorBp.uiMotorFBSpeed = 0xdeadbeef; /* no data */
 4000918:	e0ffff17 	ldw	r3,-4(fp)
 400091c:	00b7abb4 	movhi	r2,57006
 4000920:	10afbbc4 	addi	r2,r2,-16657
 4000924:	18800a15 	stw	r2,40(r3)
    }
    if(uiFifostatus & 0x04){ /* check motor C speed fifo status */
 4000928:	e0bffe17 	ldw	r2,-8(fp)
 400092c:	1080010c 	andi	r2,r2,4
 4000930:	1005003a 	cmpeq	r2,r2,zero
 4000934:	10000a1e 	bne	r2,zero,4000960 <ReadMotorSPeed+0xe8>
        uiSpeedCnt = IORD(MOTORDRIVERREG_BASE, 18); /* motor A speed counter */
 4000938:	00861204 	movi	r2,6216
 400093c:	10800037 	ldwio	r2,0(r2)
 4000940:	e0bffd15 	stw	r2,-12(fp)
        sMotor->sMotorCp.uiMotorFBSpeed = uiSpeedCnt & 0x7fffffff; /* clear trigger */
 4000944:	e0fffd17 	ldw	r3,-12(fp)
 4000948:	00a00034 	movhi	r2,32768
 400094c:	10bfffc4 	addi	r2,r2,-1
 4000950:	1886703a 	and	r3,r3,r2
 4000954:	e0bfff17 	ldw	r2,-4(fp)
 4000958:	10c00f15 	stw	r3,60(r2)
 400095c:	00000406 	br	4000970 <ReadMotorSPeed+0xf8>
    }else{
    	sMotor->sMotorCp.uiMotorFBSpeed = 0xdeadbeef; /* no data */
 4000960:	e0ffff17 	ldw	r3,-4(fp)
 4000964:	00b7abb4 	movhi	r2,57006
 4000968:	10afbbc4 	addi	r2,r2,-16657
 400096c:	18800f15 	stw	r2,60(r3)
    }
    if(uiFifostatus & 0x08){ /* check motor D speed fifo status */
 4000970:	e0bffe17 	ldw	r2,-8(fp)
 4000974:	1080020c 	andi	r2,r2,8
 4000978:	1005003a 	cmpeq	r2,r2,zero
 400097c:	10000a1e 	bne	r2,zero,40009a8 <ReadMotorSPeed+0x130>
        uiSpeedCnt = IORD(MOTORDRIVERREG_BASE, 23); /* motor A speed counter */
 4000980:	00861704 	movi	r2,6236
 4000984:	10800037 	ldwio	r2,0(r2)
 4000988:	e0bffd15 	stw	r2,-12(fp)
        sMotor->sMotorDp.uiMotorFBSpeed = uiSpeedCnt & 0x7fffffff; /* clear trigger */
 400098c:	e0fffd17 	ldw	r3,-12(fp)
 4000990:	00a00034 	movhi	r2,32768
 4000994:	10bfffc4 	addi	r2,r2,-1
 4000998:	1886703a 	and	r3,r3,r2
 400099c:	e0bfff17 	ldw	r2,-4(fp)
 40009a0:	10c01415 	stw	r3,80(r2)
 40009a4:	00000406 	br	40009b8 <ReadMotorSPeed+0x140>
    }else{
    	sMotor->sMotorDp.uiMotorFBSpeed = 0xdeadbeef; /* no data */
 40009a8:	e0ffff17 	ldw	r3,-4(fp)
 40009ac:	00b7abb4 	movhi	r2,57006
 40009b0:	10afbbc4 	addi	r2,r2,-16657
 40009b4:	18801415 	stw	r2,80(r3)
    }
}
 40009b8:	e037883a 	mov	sp,fp
 40009bc:	df000017 	ldw	fp,0(sp)
 40009c0:	dec00104 	addi	sp,sp,4
 40009c4:	f800283a 	ret

040009c8 <ReadMotorSensor>:
void ReadMotorSensor(sMotor_s *sMotor){
 40009c8:	defffb04 	addi	sp,sp,-20
 40009cc:	df000415 	stw	fp,16(sp)
 40009d0:	df000404 	addi	fp,sp,16
 40009d4:	e13fff15 	stw	r4,-4(fp)
//                                        [15]: Motor D current sensor fifo status, (1: indicated fifo not empty)
//                                        [30:16]: reserve.
//                                     */

    /*-------------read voltage & current  ---------------*/
    if(uiFifostatus & 0x0100){ /* check motor A voltage fifo status */
 40009d8:	e0bffd17 	ldw	r2,-12(fp)
 40009dc:	1080400c 	andi	r2,r2,256
 40009e0:	1005003a 	cmpeq	r2,r2,zero
 40009e4:	1000051e 	bne	r2,zero,40009fc <ReadMotorSensor+0x34>
    	sMotor->sMotorAp.uiVoltage = IORD(MOTORDRIVERREG_BASE, 9)&0x0FFF; /* motor A voltage */
 40009e8:	00860904 	movi	r2,6180
 40009ec:	10800037 	ldwio	r2,0(r2)
 40009f0:	10c3ffcc 	andi	r3,r2,4095
 40009f4:	e0bfff17 	ldw	r2,-4(fp)
 40009f8:	10c00715 	stw	r3,28(r2)
    }
    if(uiFifostatus & 0x0200){ /* check motor A voltage fifo status */
 40009fc:	e0bffd17 	ldw	r2,-12(fp)
 4000a00:	1080800c 	andi	r2,r2,512
 4000a04:	1005003a 	cmpeq	r2,r2,zero
 4000a08:	1000051e 	bne	r2,zero,4000a20 <ReadMotorSensor+0x58>
    	sMotor->sMotorAp.uiCurrent = IORD(MOTORDRIVERREG_BASE, 10)&0x0FFF; /* motor A current */
 4000a0c:	00860a04 	movi	r2,6184
 4000a10:	10800037 	ldwio	r2,0(r2)
 4000a14:	10c3ffcc 	andi	r3,r2,4095
 4000a18:	e0bfff17 	ldw	r2,-4(fp)
 4000a1c:	10c00815 	stw	r3,32(r2)
    }
    if(uiFifostatus & 0x0400){ /* check motor A voltage fifo status */
 4000a20:	e0bffd17 	ldw	r2,-12(fp)
 4000a24:	1081000c 	andi	r2,r2,1024
 4000a28:	1005003a 	cmpeq	r2,r2,zero
 4000a2c:	1000051e 	bne	r2,zero,4000a44 <ReadMotorSensor+0x7c>
        sMotor->sMotorBp.uiVoltage = IORD(MOTORDRIVERREG_BASE, 14)&0x0FFF; /* motor B voltage */
 4000a30:	00860e04 	movi	r2,6200
 4000a34:	10800037 	ldwio	r2,0(r2)
 4000a38:	10c3ffcc 	andi	r3,r2,4095
 4000a3c:	e0bfff17 	ldw	r2,-4(fp)
 4000a40:	10c00c15 	stw	r3,48(r2)
    }
    if(uiFifostatus & 0x0800){ /* check motor A voltage fifo status */
 4000a44:	e0bffd17 	ldw	r2,-12(fp)
 4000a48:	1082000c 	andi	r2,r2,2048
 4000a4c:	1005003a 	cmpeq	r2,r2,zero
 4000a50:	1000051e 	bne	r2,zero,4000a68 <ReadMotorSensor+0xa0>
        sMotor->sMotorBp.uiCurrent = IORD(MOTORDRIVERREG_BASE, 15)&0x0FFF; /* motor B current */
 4000a54:	00860f04 	movi	r2,6204
 4000a58:	10800037 	ldwio	r2,0(r2)
 4000a5c:	10c3ffcc 	andi	r3,r2,4095
 4000a60:	e0bfff17 	ldw	r2,-4(fp)
 4000a64:	10c00d15 	stw	r3,52(r2)
    }
    if(uiFifostatus & 0x1000){ /* check motor A voltage fifo status */
 4000a68:	e0bffd17 	ldw	r2,-12(fp)
 4000a6c:	1084000c 	andi	r2,r2,4096
 4000a70:	1005003a 	cmpeq	r2,r2,zero
 4000a74:	1000051e 	bne	r2,zero,4000a8c <ReadMotorSensor+0xc4>
    	sMotor->sMotorCp.uiVoltage = IORD(MOTORDRIVERREG_BASE, 19)&0x0FFF; /* motor C voltage */
 4000a78:	00861304 	movi	r2,6220
 4000a7c:	10800037 	ldwio	r2,0(r2)
 4000a80:	10c3ffcc 	andi	r3,r2,4095
 4000a84:	e0bfff17 	ldw	r2,-4(fp)
 4000a88:	10c01115 	stw	r3,68(r2)
    }
    if(uiFifostatus & 0x2000){ /* check motor A voltage fifo status */
 4000a8c:	e0bffd17 	ldw	r2,-12(fp)
 4000a90:	1088000c 	andi	r2,r2,8192
 4000a94:	1005003a 	cmpeq	r2,r2,zero
 4000a98:	1000051e 	bne	r2,zero,4000ab0 <ReadMotorSensor+0xe8>
    	sMotor->sMotorCp.uiCurrent = IORD(MOTORDRIVERREG_BASE, 20)&0x0FFF; /* motor C current */
 4000a9c:	00861404 	movi	r2,6224
 4000aa0:	10800037 	ldwio	r2,0(r2)
 4000aa4:	10c3ffcc 	andi	r3,r2,4095
 4000aa8:	e0bfff17 	ldw	r2,-4(fp)
 4000aac:	10c01215 	stw	r3,72(r2)
    }
    if(uiFifostatus & 0x4000){ /* check motor A voltage fifo status */
 4000ab0:	e0bffd17 	ldw	r2,-12(fp)
 4000ab4:	1090000c 	andi	r2,r2,16384
 4000ab8:	1005003a 	cmpeq	r2,r2,zero
 4000abc:	1000051e 	bne	r2,zero,4000ad4 <ReadMotorSensor+0x10c>
        sMotor->sMotorDp.uiVoltage = IORD(MOTORDRIVERREG_BASE, 24)&0x0FFF; /* motor D voltage */
 4000ac0:	00861804 	movi	r2,6240
 4000ac4:	10800037 	ldwio	r2,0(r2)
 4000ac8:	10c3ffcc 	andi	r3,r2,4095
 4000acc:	e0bfff17 	ldw	r2,-4(fp)
 4000ad0:	10c01615 	stw	r3,88(r2)
    }
    if(uiFifostatus & 0x8000){ /* check motor A voltage fifo status */
 4000ad4:	e0bffd17 	ldw	r2,-12(fp)
 4000ad8:	10a0000c 	andi	r2,r2,32768
 4000adc:	1005003a 	cmpeq	r2,r2,zero
 4000ae0:	1000051e 	bne	r2,zero,4000af8 <ReadMotorSensor+0x130>
        sMotor->sMotorDp.uiCurrent = IORD(MOTORDRIVERREG_BASE, 25)&0x0FFF; /* motor D current */
 4000ae4:	00861904 	movi	r2,6244
 4000ae8:	10800037 	ldwio	r2,0(r2)
 4000aec:	10c3ffcc 	andi	r3,r2,4095
 4000af0:	e0bfff17 	ldw	r2,-4(fp)
 4000af4:	10c01715 	stw	r3,92(r2)
    }
}
 4000af8:	e037883a 	mov	sp,fp
 4000afc:	df000017 	ldw	fp,0(sp)
 4000b00:	dec00104 	addi	sp,sp,4
 4000b04:	f800283a 	ret

04000b08 <printf>:
 4000b08:	defffb04 	addi	sp,sp,-20
 4000b0c:	dfc00115 	stw	ra,4(sp)
 4000b10:	d9400215 	stw	r5,8(sp)
 4000b14:	d9800315 	stw	r6,12(sp)
 4000b18:	d9c00415 	stw	r7,16(sp)
 4000b1c:	00810074 	movhi	r2,1025
 4000b20:	10838704 	addi	r2,r2,3612
 4000b24:	10c00017 	ldw	r3,0(r2)
 4000b28:	200b883a 	mov	r5,r4
 4000b2c:	d8800204 	addi	r2,sp,8
 4000b30:	19000217 	ldw	r4,8(r3)
 4000b34:	100d883a 	mov	r6,r2
 4000b38:	d8800015 	stw	r2,0(sp)
 4000b3c:	4002bd00 	call	4002bd0 <__vfprintf_internal>
 4000b40:	dfc00117 	ldw	ra,4(sp)
 4000b44:	dec00504 	addi	sp,sp,20
 4000b48:	f800283a 	ret

04000b4c <_printf_r>:
 4000b4c:	defffc04 	addi	sp,sp,-16
 4000b50:	dfc00115 	stw	ra,4(sp)
 4000b54:	d9800215 	stw	r6,8(sp)
 4000b58:	d9c00315 	stw	r7,12(sp)
 4000b5c:	280d883a 	mov	r6,r5
 4000b60:	21400217 	ldw	r5,8(r4)
 4000b64:	d8c00204 	addi	r3,sp,8
 4000b68:	180f883a 	mov	r7,r3
 4000b6c:	d8c00015 	stw	r3,0(sp)
 4000b70:	4000d240 	call	4000d24 <___vfprintf_internal_r>
 4000b74:	dfc00117 	ldw	ra,4(sp)
 4000b78:	dec00404 	addi	sp,sp,16
 4000b7c:	f800283a 	ret

04000b80 <putchar>:
 4000b80:	00810074 	movhi	r2,1025
 4000b84:	10838704 	addi	r2,r2,3612
 4000b88:	11800017 	ldw	r6,0(r2)
 4000b8c:	200b883a 	mov	r5,r4
 4000b90:	3009883a 	mov	r4,r6
 4000b94:	31800217 	ldw	r6,8(r6)
 4000b98:	40071d41 	jmpi	40071d4 <_putc_r>

04000b9c <_putchar_r>:
 4000b9c:	21800217 	ldw	r6,8(r4)
 4000ba0:	40071d41 	jmpi	40071d4 <_putc_r>

04000ba4 <_puts_r>:
 4000ba4:	defff604 	addi	sp,sp,-40
 4000ba8:	dc400715 	stw	r17,28(sp)
 4000bac:	2023883a 	mov	r17,r4
 4000bb0:	2809883a 	mov	r4,r5
 4000bb4:	dfc00915 	stw	ra,36(sp)
 4000bb8:	dcc00815 	stw	r19,32(sp)
 4000bbc:	2827883a 	mov	r19,r5
 4000bc0:	4000c580 	call	4000c58 <strlen>
 4000bc4:	89400217 	ldw	r5,8(r17)
 4000bc8:	00c10074 	movhi	r3,1025
 4000bcc:	18fbc104 	addi	r3,r3,-4348
 4000bd0:	01c00044 	movi	r7,1
 4000bd4:	12000044 	addi	r8,r2,1
 4000bd8:	d8c00515 	stw	r3,20(sp)
 4000bdc:	d9c00615 	stw	r7,24(sp)
 4000be0:	d8c00304 	addi	r3,sp,12
 4000be4:	01c00084 	movi	r7,2
 4000be8:	8809883a 	mov	r4,r17
 4000bec:	d80d883a 	mov	r6,sp
 4000bf0:	d8c00015 	stw	r3,0(sp)
 4000bf4:	dcc00315 	stw	r19,12(sp)
 4000bf8:	da000215 	stw	r8,8(sp)
 4000bfc:	d9c00115 	stw	r7,4(sp)
 4000c00:	d8800415 	stw	r2,16(sp)
 4000c04:	4004e2c0 	call	4004e2c <__sfvwrite_r>
 4000c08:	00ffffc4 	movi	r3,-1
 4000c0c:	10000626 	beq	r2,zero,4000c28 <_puts_r+0x84>
 4000c10:	1805883a 	mov	r2,r3
 4000c14:	dfc00917 	ldw	ra,36(sp)
 4000c18:	dcc00817 	ldw	r19,32(sp)
 4000c1c:	dc400717 	ldw	r17,28(sp)
 4000c20:	dec00a04 	addi	sp,sp,40
 4000c24:	f800283a 	ret
 4000c28:	00c00284 	movi	r3,10
 4000c2c:	1805883a 	mov	r2,r3
 4000c30:	dfc00917 	ldw	ra,36(sp)
 4000c34:	dcc00817 	ldw	r19,32(sp)
 4000c38:	dc400717 	ldw	r17,28(sp)
 4000c3c:	dec00a04 	addi	sp,sp,40
 4000c40:	f800283a 	ret

04000c44 <puts>:
 4000c44:	00810074 	movhi	r2,1025
 4000c48:	10838704 	addi	r2,r2,3612
 4000c4c:	200b883a 	mov	r5,r4
 4000c50:	11000017 	ldw	r4,0(r2)
 4000c54:	4000ba41 	jmpi	4000ba4 <_puts_r>

04000c58 <strlen>:
 4000c58:	208000cc 	andi	r2,r4,3
 4000c5c:	2011883a 	mov	r8,r4
 4000c60:	1000161e 	bne	r2,zero,4000cbc <strlen+0x64>
 4000c64:	20c00017 	ldw	r3,0(r4)
 4000c68:	017fbff4 	movhi	r5,65279
 4000c6c:	297fbfc4 	addi	r5,r5,-257
 4000c70:	01e02074 	movhi	r7,32897
 4000c74:	39e02004 	addi	r7,r7,-32640
 4000c78:	1945883a 	add	r2,r3,r5
 4000c7c:	11c4703a 	and	r2,r2,r7
 4000c80:	00c6303a 	nor	r3,zero,r3
 4000c84:	1886703a 	and	r3,r3,r2
 4000c88:	18000c1e 	bne	r3,zero,4000cbc <strlen+0x64>
 4000c8c:	280d883a 	mov	r6,r5
 4000c90:	380b883a 	mov	r5,r7
 4000c94:	21000104 	addi	r4,r4,4
 4000c98:	20800017 	ldw	r2,0(r4)
 4000c9c:	1187883a 	add	r3,r2,r6
 4000ca0:	1946703a 	and	r3,r3,r5
 4000ca4:	0084303a 	nor	r2,zero,r2
 4000ca8:	10c4703a 	and	r2,r2,r3
 4000cac:	103ff926 	beq	r2,zero,4000c94 <strlen+0x3c>
 4000cb0:	20800007 	ldb	r2,0(r4)
 4000cb4:	10000326 	beq	r2,zero,4000cc4 <strlen+0x6c>
 4000cb8:	21000044 	addi	r4,r4,1
 4000cbc:	20800007 	ldb	r2,0(r4)
 4000cc0:	103ffd1e 	bne	r2,zero,4000cb8 <strlen+0x60>
 4000cc4:	2205c83a 	sub	r2,r4,r8
 4000cc8:	f800283a 	ret

04000ccc <__sprint_r>:
 4000ccc:	30800217 	ldw	r2,8(r6)
 4000cd0:	defffe04 	addi	sp,sp,-8
 4000cd4:	dc000015 	stw	r16,0(sp)
 4000cd8:	dfc00115 	stw	ra,4(sp)
 4000cdc:	3021883a 	mov	r16,r6
 4000ce0:	0007883a 	mov	r3,zero
 4000ce4:	1000061e 	bne	r2,zero,4000d00 <__sprint_r+0x34>
 4000ce8:	1805883a 	mov	r2,r3
 4000cec:	30000115 	stw	zero,4(r6)
 4000cf0:	dfc00117 	ldw	ra,4(sp)
 4000cf4:	dc000017 	ldw	r16,0(sp)
 4000cf8:	dec00204 	addi	sp,sp,8
 4000cfc:	f800283a 	ret
 4000d00:	4004e2c0 	call	4004e2c <__sfvwrite_r>
 4000d04:	1007883a 	mov	r3,r2
 4000d08:	1805883a 	mov	r2,r3
 4000d0c:	80000115 	stw	zero,4(r16)
 4000d10:	80000215 	stw	zero,8(r16)
 4000d14:	dfc00117 	ldw	ra,4(sp)
 4000d18:	dc000017 	ldw	r16,0(sp)
 4000d1c:	dec00204 	addi	sp,sp,8
 4000d20:	f800283a 	ret

04000d24 <___vfprintf_internal_r>:
 4000d24:	defea404 	addi	sp,sp,-1392
 4000d28:	dd815815 	stw	r22,1376(sp)
 4000d2c:	dc015215 	stw	r16,1352(sp)
 4000d30:	d9c15115 	stw	r7,1348(sp)
 4000d34:	dfc15b15 	stw	ra,1388(sp)
 4000d38:	df015a15 	stw	fp,1384(sp)
 4000d3c:	ddc15915 	stw	r23,1380(sp)
 4000d40:	dd415715 	stw	r21,1372(sp)
 4000d44:	dd015615 	stw	r20,1368(sp)
 4000d48:	dcc15515 	stw	r19,1364(sp)
 4000d4c:	dc815415 	stw	r18,1360(sp)
 4000d50:	dc415315 	stw	r17,1356(sp)
 4000d54:	282d883a 	mov	r22,r5
 4000d58:	3021883a 	mov	r16,r6
 4000d5c:	d9014f15 	stw	r4,1340(sp)
 4000d60:	40054500 	call	4005450 <_localeconv_r>
 4000d64:	10800017 	ldw	r2,0(r2)
 4000d68:	d9c15117 	ldw	r7,1348(sp)
 4000d6c:	d8814915 	stw	r2,1316(sp)
 4000d70:	d8814f17 	ldw	r2,1340(sp)
 4000d74:	10000226 	beq	r2,zero,4000d80 <___vfprintf_internal_r+0x5c>
 4000d78:	10800e17 	ldw	r2,56(r2)
 4000d7c:	10020d26 	beq	r2,zero,40015b4 <___vfprintf_internal_r+0x890>
 4000d80:	b080030b 	ldhu	r2,12(r22)
 4000d84:	1080020c 	andi	r2,r2,8
 4000d88:	10020e26 	beq	r2,zero,40015c4 <___vfprintf_internal_r+0x8a0>
 4000d8c:	b0800417 	ldw	r2,16(r22)
 4000d90:	10020c26 	beq	r2,zero,40015c4 <___vfprintf_internal_r+0x8a0>
 4000d94:	b200030b 	ldhu	r8,12(r22)
 4000d98:	00800284 	movi	r2,10
 4000d9c:	40c0068c 	andi	r3,r8,26
 4000da0:	18802f1e 	bne	r3,r2,4000e60 <___vfprintf_internal_r+0x13c>
 4000da4:	b080038f 	ldh	r2,14(r22)
 4000da8:	10002d16 	blt	r2,zero,4000e60 <___vfprintf_internal_r+0x13c>
 4000dac:	b240038b 	ldhu	r9,14(r22)
 4000db0:	b2800717 	ldw	r10,28(r22)
 4000db4:	b2c00917 	ldw	r11,36(r22)
 4000db8:	d9014f17 	ldw	r4,1340(sp)
 4000dbc:	dc402904 	addi	r17,sp,164
 4000dc0:	d8804004 	addi	r2,sp,256
 4000dc4:	00c10004 	movi	r3,1024
 4000dc8:	423fff4c 	andi	r8,r8,65533
 4000dcc:	800d883a 	mov	r6,r16
 4000dd0:	880b883a 	mov	r5,r17
 4000dd4:	da002c0d 	sth	r8,176(sp)
 4000dd8:	da402c8d 	sth	r9,178(sp)
 4000ddc:	da803015 	stw	r10,192(sp)
 4000de0:	dac03215 	stw	r11,200(sp)
 4000de4:	d8802d15 	stw	r2,180(sp)
 4000de8:	d8c02e15 	stw	r3,184(sp)
 4000dec:	d8802915 	stw	r2,164(sp)
 4000df0:	d8c02b15 	stw	r3,172(sp)
 4000df4:	d8002f15 	stw	zero,188(sp)
 4000df8:	4000d240 	call	4000d24 <___vfprintf_internal_r>
 4000dfc:	d8814b15 	stw	r2,1324(sp)
 4000e00:	10000416 	blt	r2,zero,4000e14 <___vfprintf_internal_r+0xf0>
 4000e04:	d9014f17 	ldw	r4,1340(sp)
 4000e08:	880b883a 	mov	r5,r17
 4000e0c:	40044fc0 	call	40044fc <_fflush_r>
 4000e10:	1002321e 	bne	r2,zero,40016dc <___vfprintf_internal_r+0x9b8>
 4000e14:	d8802c0b 	ldhu	r2,176(sp)
 4000e18:	1080100c 	andi	r2,r2,64
 4000e1c:	10000326 	beq	r2,zero,4000e2c <___vfprintf_internal_r+0x108>
 4000e20:	b080030b 	ldhu	r2,12(r22)
 4000e24:	10801014 	ori	r2,r2,64
 4000e28:	b080030d 	sth	r2,12(r22)
 4000e2c:	d8814b17 	ldw	r2,1324(sp)
 4000e30:	dfc15b17 	ldw	ra,1388(sp)
 4000e34:	df015a17 	ldw	fp,1384(sp)
 4000e38:	ddc15917 	ldw	r23,1380(sp)
 4000e3c:	dd815817 	ldw	r22,1376(sp)
 4000e40:	dd415717 	ldw	r21,1372(sp)
 4000e44:	dd015617 	ldw	r20,1368(sp)
 4000e48:	dcc15517 	ldw	r19,1364(sp)
 4000e4c:	dc815417 	ldw	r18,1360(sp)
 4000e50:	dc415317 	ldw	r17,1356(sp)
 4000e54:	dc015217 	ldw	r16,1352(sp)
 4000e58:	dec15c04 	addi	sp,sp,1392
 4000e5c:	f800283a 	ret
 4000e60:	0005883a 	mov	r2,zero
 4000e64:	0007883a 	mov	r3,zero
 4000e68:	dd401904 	addi	r21,sp,100
 4000e6c:	d8814215 	stw	r2,1288(sp)
 4000e70:	802f883a 	mov	r23,r16
 4000e74:	d8c14315 	stw	r3,1292(sp)
 4000e78:	d8014b15 	stw	zero,1324(sp)
 4000e7c:	d8014815 	stw	zero,1312(sp)
 4000e80:	d8014415 	stw	zero,1296(sp)
 4000e84:	d8014715 	stw	zero,1308(sp)
 4000e88:	dd400c15 	stw	r21,48(sp)
 4000e8c:	d8000e15 	stw	zero,56(sp)
 4000e90:	d8000d15 	stw	zero,52(sp)
 4000e94:	b8800007 	ldb	r2,0(r23)
 4000e98:	10001926 	beq	r2,zero,4000f00 <___vfprintf_internal_r+0x1dc>
 4000e9c:	00c00944 	movi	r3,37
 4000ea0:	10c01726 	beq	r2,r3,4000f00 <___vfprintf_internal_r+0x1dc>
 4000ea4:	b821883a 	mov	r16,r23
 4000ea8:	00000106 	br	4000eb0 <___vfprintf_internal_r+0x18c>
 4000eac:	10c00326 	beq	r2,r3,4000ebc <___vfprintf_internal_r+0x198>
 4000eb0:	84000044 	addi	r16,r16,1
 4000eb4:	80800007 	ldb	r2,0(r16)
 4000eb8:	103ffc1e 	bne	r2,zero,4000eac <___vfprintf_internal_r+0x188>
 4000ebc:	85e7c83a 	sub	r19,r16,r23
 4000ec0:	98000e26 	beq	r19,zero,4000efc <___vfprintf_internal_r+0x1d8>
 4000ec4:	dc800e17 	ldw	r18,56(sp)
 4000ec8:	dc400d17 	ldw	r17,52(sp)
 4000ecc:	008001c4 	movi	r2,7
 4000ed0:	94e5883a 	add	r18,r18,r19
 4000ed4:	8c400044 	addi	r17,r17,1
 4000ed8:	adc00015 	stw	r23,0(r21)
 4000edc:	dc800e15 	stw	r18,56(sp)
 4000ee0:	acc00115 	stw	r19,4(r21)
 4000ee4:	dc400d15 	stw	r17,52(sp)
 4000ee8:	14428b16 	blt	r2,r17,4001918 <___vfprintf_internal_r+0xbf4>
 4000eec:	ad400204 	addi	r21,r21,8
 4000ef0:	d9014b17 	ldw	r4,1324(sp)
 4000ef4:	24c9883a 	add	r4,r4,r19
 4000ef8:	d9014b15 	stw	r4,1324(sp)
 4000efc:	802f883a 	mov	r23,r16
 4000f00:	b8800007 	ldb	r2,0(r23)
 4000f04:	10013c26 	beq	r2,zero,40013f8 <___vfprintf_internal_r+0x6d4>
 4000f08:	bdc00044 	addi	r23,r23,1
 4000f0c:	d8000405 	stb	zero,16(sp)
 4000f10:	b8c00007 	ldb	r3,0(r23)
 4000f14:	04ffffc4 	movi	r19,-1
 4000f18:	d8014c15 	stw	zero,1328(sp)
 4000f1c:	d8014a15 	stw	zero,1320(sp)
 4000f20:	d8c14d15 	stw	r3,1332(sp)
 4000f24:	bdc00044 	addi	r23,r23,1
 4000f28:	d9414d17 	ldw	r5,1332(sp)
 4000f2c:	00801604 	movi	r2,88
 4000f30:	28fff804 	addi	r3,r5,-32
 4000f34:	10c06036 	bltu	r2,r3,40010b8 <___vfprintf_internal_r+0x394>
 4000f38:	18c5883a 	add	r2,r3,r3
 4000f3c:	1085883a 	add	r2,r2,r2
 4000f40:	00c10034 	movhi	r3,1024
 4000f44:	18c3d504 	addi	r3,r3,3924
 4000f48:	10c5883a 	add	r2,r2,r3
 4000f4c:	11000017 	ldw	r4,0(r2)
 4000f50:	2000683a 	jmp	r4
 4000f54:	04001ec8 	cmpgei	r16,zero,123
 4000f58:	040010b8 	rdprs	r16,zero,66
 4000f5c:	040010b8 	rdprs	r16,zero,66
 4000f60:	04001eb4 	movhi	r16,122
 4000f64:	040010b8 	rdprs	r16,zero,66
 4000f68:	040010b8 	rdprs	r16,zero,66
 4000f6c:	040010b8 	rdprs	r16,zero,66
 4000f70:	040010b8 	rdprs	r16,zero,66
 4000f74:	040010b8 	rdprs	r16,zero,66
 4000f78:	040010b8 	rdprs	r16,zero,66
 4000f7c:	04001c94 	movui	r16,114
 4000f80:	04001ea4 	muli	r16,zero,122
 4000f84:	040010b8 	rdprs	r16,zero,66
 4000f88:	04001cac 	andhi	r16,zero,114
 4000f8c:	04001f40 	call	4001f4 <__alt_mem_epcs_flash_controller_0+0x4001f4>
 4000f90:	040010b8 	rdprs	r16,zero,66
 4000f94:	04001f2c 	andhi	r16,zero,124
 4000f98:	04001ef4 	movhi	r16,123
 4000f9c:	04001ef4 	movhi	r16,123
 4000fa0:	04001ef4 	movhi	r16,123
 4000fa4:	04001ef4 	movhi	r16,123
 4000fa8:	04001ef4 	movhi	r16,123
 4000fac:	04001ef4 	movhi	r16,123
 4000fb0:	04001ef4 	movhi	r16,123
 4000fb4:	04001ef4 	movhi	r16,123
 4000fb8:	04001ef4 	movhi	r16,123
 4000fbc:	040010b8 	rdprs	r16,zero,66
 4000fc0:	040010b8 	rdprs	r16,zero,66
 4000fc4:	040010b8 	rdprs	r16,zero,66
 4000fc8:	040010b8 	rdprs	r16,zero,66
 4000fcc:	040010b8 	rdprs	r16,zero,66
 4000fd0:	040010b8 	rdprs	r16,zero,66
 4000fd4:	040010b8 	rdprs	r16,zero,66
 4000fd8:	040010b8 	rdprs	r16,zero,66
 4000fdc:	040010b8 	rdprs	r16,zero,66
 4000fe0:	040010b8 	rdprs	r16,zero,66
 4000fe4:	04001710 	cmplti	r16,zero,92
 4000fe8:	04001d7c 	xorhi	r16,zero,117
 4000fec:	040010b8 	rdprs	r16,zero,66
 4000ff0:	04001d7c 	xorhi	r16,zero,117
 4000ff4:	040010b8 	rdprs	r16,zero,66
 4000ff8:	040010b8 	rdprs	r16,zero,66
 4000ffc:	040010b8 	rdprs	r16,zero,66
 4001000:	040010b8 	rdprs	r16,zero,66
 4001004:	04001ee0 	cmpeqi	r16,zero,123
 4001008:	040010b8 	rdprs	r16,zero,66
 400100c:	040010b8 	rdprs	r16,zero,66
 4001010:	040017c4 	movi	r16,95
 4001014:	040010b8 	rdprs	r16,zero,66
 4001018:	040010b8 	rdprs	r16,zero,66
 400101c:	040010b8 	rdprs	r16,zero,66
 4001020:	040010b8 	rdprs	r16,zero,66
 4001024:	040010b8 	rdprs	r16,zero,66
 4001028:	04001810 	cmplti	r16,zero,96
 400102c:	040010b8 	rdprs	r16,zero,66
 4001030:	040010b8 	rdprs	r16,zero,66
 4001034:	04001e30 	cmpltui	r16,zero,120
 4001038:	040010b8 	rdprs	r16,zero,66
 400103c:	040010b8 	rdprs	r16,zero,66
 4001040:	040010b8 	rdprs	r16,zero,66
 4001044:	040010b8 	rdprs	r16,zero,66
 4001048:	040010b8 	rdprs	r16,zero,66
 400104c:	040010b8 	rdprs	r16,zero,66
 4001050:	040010b8 	rdprs	r16,zero,66
 4001054:	040010b8 	rdprs	r16,zero,66
 4001058:	040010b8 	rdprs	r16,zero,66
 400105c:	040010b8 	rdprs	r16,zero,66
 4001060:	04001e04 	movi	r16,120
 4001064:	0400171c 	xori	r16,zero,92
 4001068:	04001d7c 	xorhi	r16,zero,117
 400106c:	04001d7c 	xorhi	r16,zero,117
 4001070:	04001d7c 	xorhi	r16,zero,117
 4001074:	04001d68 	cmpgeui	r16,zero,117
 4001078:	0400171c 	xori	r16,zero,92
 400107c:	040010b8 	rdprs	r16,zero,66
 4001080:	040010b8 	rdprs	r16,zero,66
 4001084:	04001cf0 	cmpltui	r16,zero,115
 4001088:	040010b8 	rdprs	r16,zero,66
 400108c:	04001cc0 	call	4001cc <__alt_mem_epcs_flash_controller_0+0x4001cc>
 4001090:	040017d0 	cmplti	r16,zero,95
 4001094:	04001d20 	cmpeqi	r16,zero,116
 4001098:	04001d0c 	andi	r16,zero,116
 400109c:	040010b8 	rdprs	r16,zero,66
 40010a0:	04001f9c 	xori	r16,zero,126
 40010a4:	040010b8 	rdprs	r16,zero,66
 40010a8:	0400181c 	xori	r16,zero,96
 40010ac:	040010b8 	rdprs	r16,zero,66
 40010b0:	040010b8 	rdprs	r16,zero,66
 40010b4:	04001e94 	movui	r16,122
 40010b8:	d9014d17 	ldw	r4,1332(sp)
 40010bc:	2000ce26 	beq	r4,zero,40013f8 <___vfprintf_internal_r+0x6d4>
 40010c0:	01400044 	movi	r5,1
 40010c4:	d9800f04 	addi	r6,sp,60
 40010c8:	d9c14015 	stw	r7,1280(sp)
 40010cc:	d9414515 	stw	r5,1300(sp)
 40010d0:	d9814115 	stw	r6,1284(sp)
 40010d4:	280f883a 	mov	r7,r5
 40010d8:	d9000f05 	stb	r4,60(sp)
 40010dc:	d8000405 	stb	zero,16(sp)
 40010e0:	d8014615 	stw	zero,1304(sp)
 40010e4:	d8c14c17 	ldw	r3,1328(sp)
 40010e8:	1880008c 	andi	r2,r3,2
 40010ec:	1005003a 	cmpeq	r2,r2,zero
 40010f0:	d8815015 	stw	r2,1344(sp)
 40010f4:	1000031e 	bne	r2,zero,4001104 <___vfprintf_internal_r+0x3e0>
 40010f8:	d9014517 	ldw	r4,1300(sp)
 40010fc:	21000084 	addi	r4,r4,2
 4001100:	d9014515 	stw	r4,1300(sp)
 4001104:	d9414c17 	ldw	r5,1328(sp)
 4001108:	2940210c 	andi	r5,r5,132
 400110c:	d9414e15 	stw	r5,1336(sp)
 4001110:	28002d1e 	bne	r5,zero,40011c8 <___vfprintf_internal_r+0x4a4>
 4001114:	d9814a17 	ldw	r6,1320(sp)
 4001118:	d8814517 	ldw	r2,1300(sp)
 400111c:	30a1c83a 	sub	r16,r6,r2
 4001120:	0400290e 	bge	zero,r16,40011c8 <___vfprintf_internal_r+0x4a4>
 4001124:	00800404 	movi	r2,16
 4001128:	1404580e 	bge	r2,r16,400228c <___vfprintf_internal_r+0x1568>
 400112c:	dc800e17 	ldw	r18,56(sp)
 4001130:	dc400d17 	ldw	r17,52(sp)
 4001134:	1027883a 	mov	r19,r2
 4001138:	07010074 	movhi	fp,1025
 400113c:	e73bdd84 	addi	fp,fp,-4234
 4001140:	050001c4 	movi	r20,7
 4001144:	00000306 	br	4001154 <___vfprintf_internal_r+0x430>
 4001148:	843ffc04 	addi	r16,r16,-16
 400114c:	ad400204 	addi	r21,r21,8
 4001150:	9c00130e 	bge	r19,r16,40011a0 <___vfprintf_internal_r+0x47c>
 4001154:	94800404 	addi	r18,r18,16
 4001158:	8c400044 	addi	r17,r17,1
 400115c:	af000015 	stw	fp,0(r21)
 4001160:	acc00115 	stw	r19,4(r21)
 4001164:	dc800e15 	stw	r18,56(sp)
 4001168:	dc400d15 	stw	r17,52(sp)
 400116c:	a47ff60e 	bge	r20,r17,4001148 <___vfprintf_internal_r+0x424>
 4001170:	d9014f17 	ldw	r4,1340(sp)
 4001174:	b00b883a 	mov	r5,r22
 4001178:	d9800c04 	addi	r6,sp,48
 400117c:	d9c15115 	stw	r7,1348(sp)
 4001180:	4000ccc0 	call	4000ccc <__sprint_r>
 4001184:	d9c15117 	ldw	r7,1348(sp)
 4001188:	10009e1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 400118c:	843ffc04 	addi	r16,r16,-16
 4001190:	dc800e17 	ldw	r18,56(sp)
 4001194:	dc400d17 	ldw	r17,52(sp)
 4001198:	dd401904 	addi	r21,sp,100
 400119c:	9c3fed16 	blt	r19,r16,4001154 <___vfprintf_internal_r+0x430>
 40011a0:	9425883a 	add	r18,r18,r16
 40011a4:	8c400044 	addi	r17,r17,1
 40011a8:	008001c4 	movi	r2,7
 40011ac:	af000015 	stw	fp,0(r21)
 40011b0:	ac000115 	stw	r16,4(r21)
 40011b4:	dc800e15 	stw	r18,56(sp)
 40011b8:	dc400d15 	stw	r17,52(sp)
 40011bc:	1441f516 	blt	r2,r17,4001994 <___vfprintf_internal_r+0xc70>
 40011c0:	ad400204 	addi	r21,r21,8
 40011c4:	00000206 	br	40011d0 <___vfprintf_internal_r+0x4ac>
 40011c8:	dc800e17 	ldw	r18,56(sp)
 40011cc:	dc400d17 	ldw	r17,52(sp)
 40011d0:	d8800407 	ldb	r2,16(sp)
 40011d4:	10000b26 	beq	r2,zero,4001204 <___vfprintf_internal_r+0x4e0>
 40011d8:	00800044 	movi	r2,1
 40011dc:	94800044 	addi	r18,r18,1
 40011e0:	8c400044 	addi	r17,r17,1
 40011e4:	a8800115 	stw	r2,4(r21)
 40011e8:	d8c00404 	addi	r3,sp,16
 40011ec:	008001c4 	movi	r2,7
 40011f0:	a8c00015 	stw	r3,0(r21)
 40011f4:	dc800e15 	stw	r18,56(sp)
 40011f8:	dc400d15 	stw	r17,52(sp)
 40011fc:	1441da16 	blt	r2,r17,4001968 <___vfprintf_internal_r+0xc44>
 4001200:	ad400204 	addi	r21,r21,8
 4001204:	d9015017 	ldw	r4,1344(sp)
 4001208:	20000b1e 	bne	r4,zero,4001238 <___vfprintf_internal_r+0x514>
 400120c:	d8800444 	addi	r2,sp,17
 4001210:	94800084 	addi	r18,r18,2
 4001214:	8c400044 	addi	r17,r17,1
 4001218:	a8800015 	stw	r2,0(r21)
 400121c:	00c00084 	movi	r3,2
 4001220:	008001c4 	movi	r2,7
 4001224:	a8c00115 	stw	r3,4(r21)
 4001228:	dc800e15 	stw	r18,56(sp)
 400122c:	dc400d15 	stw	r17,52(sp)
 4001230:	1441c216 	blt	r2,r17,400193c <___vfprintf_internal_r+0xc18>
 4001234:	ad400204 	addi	r21,r21,8
 4001238:	d9414e17 	ldw	r5,1336(sp)
 400123c:	00802004 	movi	r2,128
 4001240:	2880b126 	beq	r5,r2,4001508 <___vfprintf_internal_r+0x7e4>
 4001244:	d8c14617 	ldw	r3,1304(sp)
 4001248:	19e1c83a 	sub	r16,r3,r7
 400124c:	0400260e 	bge	zero,r16,40012e8 <___vfprintf_internal_r+0x5c4>
 4001250:	00800404 	movi	r2,16
 4001254:	1403c90e 	bge	r2,r16,400217c <___vfprintf_internal_r+0x1458>
 4001258:	1027883a 	mov	r19,r2
 400125c:	07010074 	movhi	fp,1025
 4001260:	e73bd984 	addi	fp,fp,-4250
 4001264:	050001c4 	movi	r20,7
 4001268:	00000306 	br	4001278 <___vfprintf_internal_r+0x554>
 400126c:	843ffc04 	addi	r16,r16,-16
 4001270:	ad400204 	addi	r21,r21,8
 4001274:	9c00130e 	bge	r19,r16,40012c4 <___vfprintf_internal_r+0x5a0>
 4001278:	94800404 	addi	r18,r18,16
 400127c:	8c400044 	addi	r17,r17,1
 4001280:	af000015 	stw	fp,0(r21)
 4001284:	acc00115 	stw	r19,4(r21)
 4001288:	dc800e15 	stw	r18,56(sp)
 400128c:	dc400d15 	stw	r17,52(sp)
 4001290:	a47ff60e 	bge	r20,r17,400126c <___vfprintf_internal_r+0x548>
 4001294:	d9014f17 	ldw	r4,1340(sp)
 4001298:	b00b883a 	mov	r5,r22
 400129c:	d9800c04 	addi	r6,sp,48
 40012a0:	d9c15115 	stw	r7,1348(sp)
 40012a4:	4000ccc0 	call	4000ccc <__sprint_r>
 40012a8:	d9c15117 	ldw	r7,1348(sp)
 40012ac:	1000551e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40012b0:	843ffc04 	addi	r16,r16,-16
 40012b4:	dc800e17 	ldw	r18,56(sp)
 40012b8:	dc400d17 	ldw	r17,52(sp)
 40012bc:	dd401904 	addi	r21,sp,100
 40012c0:	9c3fed16 	blt	r19,r16,4001278 <___vfprintf_internal_r+0x554>
 40012c4:	9425883a 	add	r18,r18,r16
 40012c8:	8c400044 	addi	r17,r17,1
 40012cc:	008001c4 	movi	r2,7
 40012d0:	af000015 	stw	fp,0(r21)
 40012d4:	ac000115 	stw	r16,4(r21)
 40012d8:	dc800e15 	stw	r18,56(sp)
 40012dc:	dc400d15 	stw	r17,52(sp)
 40012e0:	14418216 	blt	r2,r17,40018ec <___vfprintf_internal_r+0xbc8>
 40012e4:	ad400204 	addi	r21,r21,8
 40012e8:	d9014c17 	ldw	r4,1328(sp)
 40012ec:	2080400c 	andi	r2,r4,256
 40012f0:	10004a1e 	bne	r2,zero,400141c <___vfprintf_internal_r+0x6f8>
 40012f4:	d9414117 	ldw	r5,1284(sp)
 40012f8:	91e5883a 	add	r18,r18,r7
 40012fc:	8c400044 	addi	r17,r17,1
 4001300:	008001c4 	movi	r2,7
 4001304:	a9400015 	stw	r5,0(r21)
 4001308:	a9c00115 	stw	r7,4(r21)
 400130c:	dc800e15 	stw	r18,56(sp)
 4001310:	dc400d15 	stw	r17,52(sp)
 4001314:	14416716 	blt	r2,r17,40018b4 <___vfprintf_internal_r+0xb90>
 4001318:	a8c00204 	addi	r3,r21,8
 400131c:	d9814c17 	ldw	r6,1328(sp)
 4001320:	3080010c 	andi	r2,r6,4
 4001324:	10002826 	beq	r2,zero,40013c8 <___vfprintf_internal_r+0x6a4>
 4001328:	d8814a17 	ldw	r2,1320(sp)
 400132c:	d9014517 	ldw	r4,1300(sp)
 4001330:	1121c83a 	sub	r16,r2,r4
 4001334:	0400240e 	bge	zero,r16,40013c8 <___vfprintf_internal_r+0x6a4>
 4001338:	00800404 	movi	r2,16
 400133c:	14044f0e 	bge	r2,r16,400247c <___vfprintf_internal_r+0x1758>
 4001340:	dc400d17 	ldw	r17,52(sp)
 4001344:	1027883a 	mov	r19,r2
 4001348:	07010074 	movhi	fp,1025
 400134c:	e73bdd84 	addi	fp,fp,-4234
 4001350:	050001c4 	movi	r20,7
 4001354:	00000306 	br	4001364 <___vfprintf_internal_r+0x640>
 4001358:	843ffc04 	addi	r16,r16,-16
 400135c:	18c00204 	addi	r3,r3,8
 4001360:	9c00110e 	bge	r19,r16,40013a8 <___vfprintf_internal_r+0x684>
 4001364:	94800404 	addi	r18,r18,16
 4001368:	8c400044 	addi	r17,r17,1
 400136c:	1f000015 	stw	fp,0(r3)
 4001370:	1cc00115 	stw	r19,4(r3)
 4001374:	dc800e15 	stw	r18,56(sp)
 4001378:	dc400d15 	stw	r17,52(sp)
 400137c:	a47ff60e 	bge	r20,r17,4001358 <___vfprintf_internal_r+0x634>
 4001380:	d9014f17 	ldw	r4,1340(sp)
 4001384:	b00b883a 	mov	r5,r22
 4001388:	d9800c04 	addi	r6,sp,48
 400138c:	4000ccc0 	call	4000ccc <__sprint_r>
 4001390:	10001c1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001394:	843ffc04 	addi	r16,r16,-16
 4001398:	dc800e17 	ldw	r18,56(sp)
 400139c:	dc400d17 	ldw	r17,52(sp)
 40013a0:	d8c01904 	addi	r3,sp,100
 40013a4:	9c3fef16 	blt	r19,r16,4001364 <___vfprintf_internal_r+0x640>
 40013a8:	9425883a 	add	r18,r18,r16
 40013ac:	8c400044 	addi	r17,r17,1
 40013b0:	008001c4 	movi	r2,7
 40013b4:	1f000015 	stw	fp,0(r3)
 40013b8:	1c000115 	stw	r16,4(r3)
 40013bc:	dc800e15 	stw	r18,56(sp)
 40013c0:	dc400d15 	stw	r17,52(sp)
 40013c4:	1440cb16 	blt	r2,r17,40016f4 <___vfprintf_internal_r+0x9d0>
 40013c8:	d8814a17 	ldw	r2,1320(sp)
 40013cc:	d9414517 	ldw	r5,1300(sp)
 40013d0:	1140010e 	bge	r2,r5,40013d8 <___vfprintf_internal_r+0x6b4>
 40013d4:	2805883a 	mov	r2,r5
 40013d8:	d9814b17 	ldw	r6,1324(sp)
 40013dc:	308d883a 	add	r6,r6,r2
 40013e0:	d9814b15 	stw	r6,1324(sp)
 40013e4:	90013b1e 	bne	r18,zero,40018d4 <___vfprintf_internal_r+0xbb0>
 40013e8:	d9c14017 	ldw	r7,1280(sp)
 40013ec:	dd401904 	addi	r21,sp,100
 40013f0:	d8000d15 	stw	zero,52(sp)
 40013f4:	003ea706 	br	4000e94 <___vfprintf_internal_r+0x170>
 40013f8:	d8800e17 	ldw	r2,56(sp)
 40013fc:	10053f1e 	bne	r2,zero,40028fc <___vfprintf_internal_r+0x1bd8>
 4001400:	d8000d15 	stw	zero,52(sp)
 4001404:	b080030b 	ldhu	r2,12(r22)
 4001408:	1080100c 	andi	r2,r2,64
 400140c:	103e8726 	beq	r2,zero,4000e2c <___vfprintf_internal_r+0x108>
 4001410:	00bfffc4 	movi	r2,-1
 4001414:	d8814b15 	stw	r2,1324(sp)
 4001418:	003e8406 	br	4000e2c <___vfprintf_internal_r+0x108>
 400141c:	d9814d17 	ldw	r6,1332(sp)
 4001420:	00801944 	movi	r2,101
 4001424:	11806e16 	blt	r2,r6,40015e0 <___vfprintf_internal_r+0x8bc>
 4001428:	d9414717 	ldw	r5,1308(sp)
 400142c:	00c00044 	movi	r3,1
 4001430:	1943430e 	bge	r3,r5,4002140 <___vfprintf_internal_r+0x141c>
 4001434:	d8814117 	ldw	r2,1284(sp)
 4001438:	94800044 	addi	r18,r18,1
 400143c:	8c400044 	addi	r17,r17,1
 4001440:	a8800015 	stw	r2,0(r21)
 4001444:	008001c4 	movi	r2,7
 4001448:	a8c00115 	stw	r3,4(r21)
 400144c:	dc800e15 	stw	r18,56(sp)
 4001450:	dc400d15 	stw	r17,52(sp)
 4001454:	1441ca16 	blt	r2,r17,4001b80 <___vfprintf_internal_r+0xe5c>
 4001458:	a8c00204 	addi	r3,r21,8
 400145c:	d9014917 	ldw	r4,1316(sp)
 4001460:	00800044 	movi	r2,1
 4001464:	94800044 	addi	r18,r18,1
 4001468:	8c400044 	addi	r17,r17,1
 400146c:	18800115 	stw	r2,4(r3)
 4001470:	008001c4 	movi	r2,7
 4001474:	19000015 	stw	r4,0(r3)
 4001478:	dc800e15 	stw	r18,56(sp)
 400147c:	dc400d15 	stw	r17,52(sp)
 4001480:	1441b616 	blt	r2,r17,4001b5c <___vfprintf_internal_r+0xe38>
 4001484:	1cc00204 	addi	r19,r3,8
 4001488:	d9014217 	ldw	r4,1288(sp)
 400148c:	d9414317 	ldw	r5,1292(sp)
 4001490:	000d883a 	mov	r6,zero
 4001494:	000f883a 	mov	r7,zero
 4001498:	40098ac0 	call	40098ac <__nedf2>
 400149c:	10017426 	beq	r2,zero,4001a70 <___vfprintf_internal_r+0xd4c>
 40014a0:	d9414717 	ldw	r5,1308(sp)
 40014a4:	d9814117 	ldw	r6,1284(sp)
 40014a8:	8c400044 	addi	r17,r17,1
 40014ac:	2c85883a 	add	r2,r5,r18
 40014b0:	14bfffc4 	addi	r18,r2,-1
 40014b4:	28bfffc4 	addi	r2,r5,-1
 40014b8:	30c00044 	addi	r3,r6,1
 40014bc:	98800115 	stw	r2,4(r19)
 40014c0:	008001c4 	movi	r2,7
 40014c4:	98c00015 	stw	r3,0(r19)
 40014c8:	dc800e15 	stw	r18,56(sp)
 40014cc:	dc400d15 	stw	r17,52(sp)
 40014d0:	14418e16 	blt	r2,r17,4001b0c <___vfprintf_internal_r+0xde8>
 40014d4:	9cc00204 	addi	r19,r19,8
 40014d8:	d9414817 	ldw	r5,1312(sp)
 40014dc:	d8800804 	addi	r2,sp,32
 40014e0:	8c400044 	addi	r17,r17,1
 40014e4:	9165883a 	add	r18,r18,r5
 40014e8:	98800015 	stw	r2,0(r19)
 40014ec:	008001c4 	movi	r2,7
 40014f0:	99400115 	stw	r5,4(r19)
 40014f4:	dc800e15 	stw	r18,56(sp)
 40014f8:	dc400d15 	stw	r17,52(sp)
 40014fc:	1440ed16 	blt	r2,r17,40018b4 <___vfprintf_internal_r+0xb90>
 4001500:	98c00204 	addi	r3,r19,8
 4001504:	003f8506 	br	400131c <___vfprintf_internal_r+0x5f8>
 4001508:	d9814a17 	ldw	r6,1320(sp)
 400150c:	d8814517 	ldw	r2,1300(sp)
 4001510:	30a1c83a 	sub	r16,r6,r2
 4001514:	043f4b0e 	bge	zero,r16,4001244 <___vfprintf_internal_r+0x520>
 4001518:	00800404 	movi	r2,16
 400151c:	1404340e 	bge	r2,r16,40025f0 <___vfprintf_internal_r+0x18cc>
 4001520:	1027883a 	mov	r19,r2
 4001524:	07010074 	movhi	fp,1025
 4001528:	e73bd984 	addi	fp,fp,-4250
 400152c:	050001c4 	movi	r20,7
 4001530:	00000306 	br	4001540 <___vfprintf_internal_r+0x81c>
 4001534:	843ffc04 	addi	r16,r16,-16
 4001538:	ad400204 	addi	r21,r21,8
 400153c:	9c00130e 	bge	r19,r16,400158c <___vfprintf_internal_r+0x868>
 4001540:	94800404 	addi	r18,r18,16
 4001544:	8c400044 	addi	r17,r17,1
 4001548:	af000015 	stw	fp,0(r21)
 400154c:	acc00115 	stw	r19,4(r21)
 4001550:	dc800e15 	stw	r18,56(sp)
 4001554:	dc400d15 	stw	r17,52(sp)
 4001558:	a47ff60e 	bge	r20,r17,4001534 <___vfprintf_internal_r+0x810>
 400155c:	d9014f17 	ldw	r4,1340(sp)
 4001560:	b00b883a 	mov	r5,r22
 4001564:	d9800c04 	addi	r6,sp,48
 4001568:	d9c15115 	stw	r7,1348(sp)
 400156c:	4000ccc0 	call	4000ccc <__sprint_r>
 4001570:	d9c15117 	ldw	r7,1348(sp)
 4001574:	103fa31e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001578:	843ffc04 	addi	r16,r16,-16
 400157c:	dc800e17 	ldw	r18,56(sp)
 4001580:	dc400d17 	ldw	r17,52(sp)
 4001584:	dd401904 	addi	r21,sp,100
 4001588:	9c3fed16 	blt	r19,r16,4001540 <___vfprintf_internal_r+0x81c>
 400158c:	9425883a 	add	r18,r18,r16
 4001590:	8c400044 	addi	r17,r17,1
 4001594:	008001c4 	movi	r2,7
 4001598:	af000015 	stw	fp,0(r21)
 400159c:	ac000115 	stw	r16,4(r21)
 40015a0:	dc800e15 	stw	r18,56(sp)
 40015a4:	dc400d15 	stw	r17,52(sp)
 40015a8:	14416116 	blt	r2,r17,4001b30 <___vfprintf_internal_r+0xe0c>
 40015ac:	ad400204 	addi	r21,r21,8
 40015b0:	003f2406 	br	4001244 <___vfprintf_internal_r+0x520>
 40015b4:	d9014f17 	ldw	r4,1340(sp)
 40015b8:	40047940 	call	4004794 <__sinit>
 40015bc:	d9c15117 	ldw	r7,1348(sp)
 40015c0:	003def06 	br	4000d80 <___vfprintf_internal_r+0x5c>
 40015c4:	d9014f17 	ldw	r4,1340(sp)
 40015c8:	b00b883a 	mov	r5,r22
 40015cc:	d9c15115 	stw	r7,1348(sp)
 40015d0:	4002bf40 	call	4002bf4 <__swsetup_r>
 40015d4:	d9c15117 	ldw	r7,1348(sp)
 40015d8:	103dee26 	beq	r2,zero,4000d94 <___vfprintf_internal_r+0x70>
 40015dc:	003f8c06 	br	4001410 <___vfprintf_internal_r+0x6ec>
 40015e0:	d9014217 	ldw	r4,1288(sp)
 40015e4:	d9414317 	ldw	r5,1292(sp)
 40015e8:	000d883a 	mov	r6,zero
 40015ec:	000f883a 	mov	r7,zero
 40015f0:	40098240 	call	4009824 <__eqdf2>
 40015f4:	1000f21e 	bne	r2,zero,40019c0 <___vfprintf_internal_r+0xc9c>
 40015f8:	00810074 	movhi	r2,1025
 40015fc:	10bbd904 	addi	r2,r2,-4252
 4001600:	94800044 	addi	r18,r18,1
 4001604:	8c400044 	addi	r17,r17,1
 4001608:	a8800015 	stw	r2,0(r21)
 400160c:	00c00044 	movi	r3,1
 4001610:	008001c4 	movi	r2,7
 4001614:	a8c00115 	stw	r3,4(r21)
 4001618:	dc800e15 	stw	r18,56(sp)
 400161c:	dc400d15 	stw	r17,52(sp)
 4001620:	1442fa16 	blt	r2,r17,400220c <___vfprintf_internal_r+0x14e8>
 4001624:	a8c00204 	addi	r3,r21,8
 4001628:	d8800517 	ldw	r2,20(sp)
 400162c:	d9014717 	ldw	r4,1308(sp)
 4001630:	11015c0e 	bge	r2,r4,4001ba4 <___vfprintf_internal_r+0xe80>
 4001634:	dc400d17 	ldw	r17,52(sp)
 4001638:	d9814917 	ldw	r6,1316(sp)
 400163c:	00800044 	movi	r2,1
 4001640:	94800044 	addi	r18,r18,1
 4001644:	8c400044 	addi	r17,r17,1
 4001648:	18800115 	stw	r2,4(r3)
 400164c:	008001c4 	movi	r2,7
 4001650:	19800015 	stw	r6,0(r3)
 4001654:	dc800e15 	stw	r18,56(sp)
 4001658:	dc400d15 	stw	r17,52(sp)
 400165c:	14431016 	blt	r2,r17,40022a0 <___vfprintf_internal_r+0x157c>
 4001660:	18c00204 	addi	r3,r3,8
 4001664:	d8814717 	ldw	r2,1308(sp)
 4001668:	143fffc4 	addi	r16,r2,-1
 400166c:	043f2b0e 	bge	zero,r16,400131c <___vfprintf_internal_r+0x5f8>
 4001670:	00800404 	movi	r2,16
 4001674:	1402a20e 	bge	r2,r16,4002100 <___vfprintf_internal_r+0x13dc>
 4001678:	dc400d17 	ldw	r17,52(sp)
 400167c:	1027883a 	mov	r19,r2
 4001680:	07010074 	movhi	fp,1025
 4001684:	e73bd984 	addi	fp,fp,-4250
 4001688:	050001c4 	movi	r20,7
 400168c:	00000306 	br	400169c <___vfprintf_internal_r+0x978>
 4001690:	18c00204 	addi	r3,r3,8
 4001694:	843ffc04 	addi	r16,r16,-16
 4001698:	9c029c0e 	bge	r19,r16,400210c <___vfprintf_internal_r+0x13e8>
 400169c:	94800404 	addi	r18,r18,16
 40016a0:	8c400044 	addi	r17,r17,1
 40016a4:	1f000015 	stw	fp,0(r3)
 40016a8:	1cc00115 	stw	r19,4(r3)
 40016ac:	dc800e15 	stw	r18,56(sp)
 40016b0:	dc400d15 	stw	r17,52(sp)
 40016b4:	a47ff60e 	bge	r20,r17,4001690 <___vfprintf_internal_r+0x96c>
 40016b8:	d9014f17 	ldw	r4,1340(sp)
 40016bc:	b00b883a 	mov	r5,r22
 40016c0:	d9800c04 	addi	r6,sp,48
 40016c4:	4000ccc0 	call	4000ccc <__sprint_r>
 40016c8:	103f4e1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40016cc:	dc800e17 	ldw	r18,56(sp)
 40016d0:	dc400d17 	ldw	r17,52(sp)
 40016d4:	d8c01904 	addi	r3,sp,100
 40016d8:	003fee06 	br	4001694 <___vfprintf_internal_r+0x970>
 40016dc:	d8802c0b 	ldhu	r2,176(sp)
 40016e0:	00ffffc4 	movi	r3,-1
 40016e4:	d8c14b15 	stw	r3,1324(sp)
 40016e8:	1080100c 	andi	r2,r2,64
 40016ec:	103dcc1e 	bne	r2,zero,4000e20 <___vfprintf_internal_r+0xfc>
 40016f0:	003dce06 	br	4000e2c <___vfprintf_internal_r+0x108>
 40016f4:	d9014f17 	ldw	r4,1340(sp)
 40016f8:	b00b883a 	mov	r5,r22
 40016fc:	d9800c04 	addi	r6,sp,48
 4001700:	4000ccc0 	call	4000ccc <__sprint_r>
 4001704:	103f3f1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001708:	dc800e17 	ldw	r18,56(sp)
 400170c:	003f2e06 	br	40013c8 <___vfprintf_internal_r+0x6a4>
 4001710:	d9414c17 	ldw	r5,1328(sp)
 4001714:	29400414 	ori	r5,r5,16
 4001718:	d9414c15 	stw	r5,1328(sp)
 400171c:	d9814c17 	ldw	r6,1328(sp)
 4001720:	3080080c 	andi	r2,r6,32
 4001724:	10014f1e 	bne	r2,zero,4001c64 <___vfprintf_internal_r+0xf40>
 4001728:	d8c14c17 	ldw	r3,1328(sp)
 400172c:	1880040c 	andi	r2,r3,16
 4001730:	1002ea1e 	bne	r2,zero,40022dc <___vfprintf_internal_r+0x15b8>
 4001734:	d9014c17 	ldw	r4,1328(sp)
 4001738:	2080100c 	andi	r2,r4,64
 400173c:	1002e726 	beq	r2,zero,40022dc <___vfprintf_internal_r+0x15b8>
 4001740:	3880000f 	ldh	r2,0(r7)
 4001744:	39c00104 	addi	r7,r7,4
 4001748:	d9c14015 	stw	r7,1280(sp)
 400174c:	1023d7fa 	srai	r17,r2,31
 4001750:	1021883a 	mov	r16,r2
 4001754:	88037216 	blt	r17,zero,4002520 <___vfprintf_internal_r+0x17fc>
 4001758:	01000044 	movi	r4,1
 400175c:	98000416 	blt	r19,zero,4001770 <___vfprintf_internal_r+0xa4c>
 4001760:	d8c14c17 	ldw	r3,1328(sp)
 4001764:	00bfdfc4 	movi	r2,-129
 4001768:	1886703a 	and	r3,r3,r2
 400176c:	d8c14c15 	stw	r3,1328(sp)
 4001770:	8444b03a 	or	r2,r16,r17
 4001774:	1002261e 	bne	r2,zero,4002010 <___vfprintf_internal_r+0x12ec>
 4001778:	9802251e 	bne	r19,zero,4002010 <___vfprintf_internal_r+0x12ec>
 400177c:	20803fcc 	andi	r2,r4,255
 4001780:	10029b26 	beq	r2,zero,40021f0 <___vfprintf_internal_r+0x14cc>
 4001784:	d8c01904 	addi	r3,sp,100
 4001788:	dd000f04 	addi	r20,sp,60
 400178c:	d8c14115 	stw	r3,1284(sp)
 4001790:	d8c14117 	ldw	r3,1284(sp)
 4001794:	dcc14515 	stw	r19,1300(sp)
 4001798:	a0c5c83a 	sub	r2,r20,r3
 400179c:	11c00a04 	addi	r7,r2,40
 40017a0:	99c0010e 	bge	r19,r7,40017a8 <___vfprintf_internal_r+0xa84>
 40017a4:	d9c14515 	stw	r7,1300(sp)
 40017a8:	dcc14615 	stw	r19,1304(sp)
 40017ac:	d8800407 	ldb	r2,16(sp)
 40017b0:	103e4c26 	beq	r2,zero,40010e4 <___vfprintf_internal_r+0x3c0>
 40017b4:	d8814517 	ldw	r2,1300(sp)
 40017b8:	10800044 	addi	r2,r2,1
 40017bc:	d8814515 	stw	r2,1300(sp)
 40017c0:	003e4806 	br	40010e4 <___vfprintf_internal_r+0x3c0>
 40017c4:	d9814c17 	ldw	r6,1328(sp)
 40017c8:	31800414 	ori	r6,r6,16
 40017cc:	d9814c15 	stw	r6,1328(sp)
 40017d0:	d8c14c17 	ldw	r3,1328(sp)
 40017d4:	1880080c 	andi	r2,r3,32
 40017d8:	1001271e 	bne	r2,zero,4001c78 <___vfprintf_internal_r+0xf54>
 40017dc:	d9414c17 	ldw	r5,1328(sp)
 40017e0:	2880040c 	andi	r2,r5,16
 40017e4:	1002b61e 	bne	r2,zero,40022c0 <___vfprintf_internal_r+0x159c>
 40017e8:	d9814c17 	ldw	r6,1328(sp)
 40017ec:	3080100c 	andi	r2,r6,64
 40017f0:	1002b326 	beq	r2,zero,40022c0 <___vfprintf_internal_r+0x159c>
 40017f4:	3c00000b 	ldhu	r16,0(r7)
 40017f8:	0009883a 	mov	r4,zero
 40017fc:	39c00104 	addi	r7,r7,4
 4001800:	0023883a 	mov	r17,zero
 4001804:	d9c14015 	stw	r7,1280(sp)
 4001808:	d8000405 	stb	zero,16(sp)
 400180c:	003fd306 	br	400175c <___vfprintf_internal_r+0xa38>
 4001810:	d9014c17 	ldw	r4,1328(sp)
 4001814:	21000414 	ori	r4,r4,16
 4001818:	d9014c15 	stw	r4,1328(sp)
 400181c:	d9414c17 	ldw	r5,1328(sp)
 4001820:	2880080c 	andi	r2,r5,32
 4001824:	1001081e 	bne	r2,zero,4001c48 <___vfprintf_internal_r+0xf24>
 4001828:	d8c14c17 	ldw	r3,1328(sp)
 400182c:	1880040c 	andi	r2,r3,16
 4001830:	1002b01e 	bne	r2,zero,40022f4 <___vfprintf_internal_r+0x15d0>
 4001834:	d9014c17 	ldw	r4,1328(sp)
 4001838:	2080100c 	andi	r2,r4,64
 400183c:	1002ad26 	beq	r2,zero,40022f4 <___vfprintf_internal_r+0x15d0>
 4001840:	3c00000b 	ldhu	r16,0(r7)
 4001844:	01000044 	movi	r4,1
 4001848:	39c00104 	addi	r7,r7,4
 400184c:	0023883a 	mov	r17,zero
 4001850:	d9c14015 	stw	r7,1280(sp)
 4001854:	d8000405 	stb	zero,16(sp)
 4001858:	003fc006 	br	400175c <___vfprintf_internal_r+0xa38>
 400185c:	d9014f17 	ldw	r4,1340(sp)
 4001860:	b00b883a 	mov	r5,r22
 4001864:	d9800c04 	addi	r6,sp,48
 4001868:	4000ccc0 	call	4000ccc <__sprint_r>
 400186c:	103ee51e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001870:	dc800e17 	ldw	r18,56(sp)
 4001874:	d8c01904 	addi	r3,sp,100
 4001878:	d9814c17 	ldw	r6,1328(sp)
 400187c:	3080004c 	andi	r2,r6,1
 4001880:	1005003a 	cmpeq	r2,r2,zero
 4001884:	103ea51e 	bne	r2,zero,400131c <___vfprintf_internal_r+0x5f8>
 4001888:	00800044 	movi	r2,1
 400188c:	dc400d17 	ldw	r17,52(sp)
 4001890:	18800115 	stw	r2,4(r3)
 4001894:	d8814917 	ldw	r2,1316(sp)
 4001898:	94800044 	addi	r18,r18,1
 400189c:	8c400044 	addi	r17,r17,1
 40018a0:	18800015 	stw	r2,0(r3)
 40018a4:	008001c4 	movi	r2,7
 40018a8:	dc800e15 	stw	r18,56(sp)
 40018ac:	dc400d15 	stw	r17,52(sp)
 40018b0:	14421e0e 	bge	r2,r17,400212c <___vfprintf_internal_r+0x1408>
 40018b4:	d9014f17 	ldw	r4,1340(sp)
 40018b8:	b00b883a 	mov	r5,r22
 40018bc:	d9800c04 	addi	r6,sp,48
 40018c0:	4000ccc0 	call	4000ccc <__sprint_r>
 40018c4:	103ecf1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40018c8:	dc800e17 	ldw	r18,56(sp)
 40018cc:	d8c01904 	addi	r3,sp,100
 40018d0:	003e9206 	br	400131c <___vfprintf_internal_r+0x5f8>
 40018d4:	d9014f17 	ldw	r4,1340(sp)
 40018d8:	b00b883a 	mov	r5,r22
 40018dc:	d9800c04 	addi	r6,sp,48
 40018e0:	4000ccc0 	call	4000ccc <__sprint_r>
 40018e4:	103ec026 	beq	r2,zero,40013e8 <___vfprintf_internal_r+0x6c4>
 40018e8:	003ec606 	br	4001404 <___vfprintf_internal_r+0x6e0>
 40018ec:	d9014f17 	ldw	r4,1340(sp)
 40018f0:	b00b883a 	mov	r5,r22
 40018f4:	d9800c04 	addi	r6,sp,48
 40018f8:	d9c15115 	stw	r7,1348(sp)
 40018fc:	4000ccc0 	call	4000ccc <__sprint_r>
 4001900:	d9c15117 	ldw	r7,1348(sp)
 4001904:	103ebf1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001908:	dc800e17 	ldw	r18,56(sp)
 400190c:	dc400d17 	ldw	r17,52(sp)
 4001910:	dd401904 	addi	r21,sp,100
 4001914:	003e7406 	br	40012e8 <___vfprintf_internal_r+0x5c4>
 4001918:	d9014f17 	ldw	r4,1340(sp)
 400191c:	b00b883a 	mov	r5,r22
 4001920:	d9800c04 	addi	r6,sp,48
 4001924:	d9c15115 	stw	r7,1348(sp)
 4001928:	4000ccc0 	call	4000ccc <__sprint_r>
 400192c:	d9c15117 	ldw	r7,1348(sp)
 4001930:	103eb41e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001934:	dd401904 	addi	r21,sp,100
 4001938:	003d6d06 	br	4000ef0 <___vfprintf_internal_r+0x1cc>
 400193c:	d9014f17 	ldw	r4,1340(sp)
 4001940:	b00b883a 	mov	r5,r22
 4001944:	d9800c04 	addi	r6,sp,48
 4001948:	d9c15115 	stw	r7,1348(sp)
 400194c:	4000ccc0 	call	4000ccc <__sprint_r>
 4001950:	d9c15117 	ldw	r7,1348(sp)
 4001954:	103eab1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001958:	dc800e17 	ldw	r18,56(sp)
 400195c:	dc400d17 	ldw	r17,52(sp)
 4001960:	dd401904 	addi	r21,sp,100
 4001964:	003e3406 	br	4001238 <___vfprintf_internal_r+0x514>
 4001968:	d9014f17 	ldw	r4,1340(sp)
 400196c:	b00b883a 	mov	r5,r22
 4001970:	d9800c04 	addi	r6,sp,48
 4001974:	d9c15115 	stw	r7,1348(sp)
 4001978:	4000ccc0 	call	4000ccc <__sprint_r>
 400197c:	d9c15117 	ldw	r7,1348(sp)
 4001980:	103ea01e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001984:	dc800e17 	ldw	r18,56(sp)
 4001988:	dc400d17 	ldw	r17,52(sp)
 400198c:	dd401904 	addi	r21,sp,100
 4001990:	003e1c06 	br	4001204 <___vfprintf_internal_r+0x4e0>
 4001994:	d9014f17 	ldw	r4,1340(sp)
 4001998:	b00b883a 	mov	r5,r22
 400199c:	d9800c04 	addi	r6,sp,48
 40019a0:	d9c15115 	stw	r7,1348(sp)
 40019a4:	4000ccc0 	call	4000ccc <__sprint_r>
 40019a8:	d9c15117 	ldw	r7,1348(sp)
 40019ac:	103e951e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40019b0:	dc800e17 	ldw	r18,56(sp)
 40019b4:	dc400d17 	ldw	r17,52(sp)
 40019b8:	dd401904 	addi	r21,sp,100
 40019bc:	003e0406 	br	40011d0 <___vfprintf_internal_r+0x4ac>
 40019c0:	d9000517 	ldw	r4,20(sp)
 40019c4:	0102520e 	bge	zero,r4,4002310 <___vfprintf_internal_r+0x15ec>
 40019c8:	d9814717 	ldw	r6,1308(sp)
 40019cc:	21807a16 	blt	r4,r6,4001bb8 <___vfprintf_internal_r+0xe94>
 40019d0:	d8814117 	ldw	r2,1284(sp)
 40019d4:	91a5883a 	add	r18,r18,r6
 40019d8:	8c400044 	addi	r17,r17,1
 40019dc:	a8800015 	stw	r2,0(r21)
 40019e0:	008001c4 	movi	r2,7
 40019e4:	a9800115 	stw	r6,4(r21)
 40019e8:	dc800e15 	stw	r18,56(sp)
 40019ec:	dc400d15 	stw	r17,52(sp)
 40019f0:	1442f616 	blt	r2,r17,40025cc <___vfprintf_internal_r+0x18a8>
 40019f4:	a8c00204 	addi	r3,r21,8
 40019f8:	d9414717 	ldw	r5,1308(sp)
 40019fc:	2161c83a 	sub	r16,r4,r5
 4001a00:	043f9d0e 	bge	zero,r16,4001878 <___vfprintf_internal_r+0xb54>
 4001a04:	00800404 	movi	r2,16
 4001a08:	1402130e 	bge	r2,r16,4002258 <___vfprintf_internal_r+0x1534>
 4001a0c:	dc400d17 	ldw	r17,52(sp)
 4001a10:	1027883a 	mov	r19,r2
 4001a14:	07010074 	movhi	fp,1025
 4001a18:	e73bd984 	addi	fp,fp,-4250
 4001a1c:	050001c4 	movi	r20,7
 4001a20:	00000306 	br	4001a30 <___vfprintf_internal_r+0xd0c>
 4001a24:	18c00204 	addi	r3,r3,8
 4001a28:	843ffc04 	addi	r16,r16,-16
 4001a2c:	9c020d0e 	bge	r19,r16,4002264 <___vfprintf_internal_r+0x1540>
 4001a30:	94800404 	addi	r18,r18,16
 4001a34:	8c400044 	addi	r17,r17,1
 4001a38:	1f000015 	stw	fp,0(r3)
 4001a3c:	1cc00115 	stw	r19,4(r3)
 4001a40:	dc800e15 	stw	r18,56(sp)
 4001a44:	dc400d15 	stw	r17,52(sp)
 4001a48:	a47ff60e 	bge	r20,r17,4001a24 <___vfprintf_internal_r+0xd00>
 4001a4c:	d9014f17 	ldw	r4,1340(sp)
 4001a50:	b00b883a 	mov	r5,r22
 4001a54:	d9800c04 	addi	r6,sp,48
 4001a58:	4000ccc0 	call	4000ccc <__sprint_r>
 4001a5c:	103e691e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001a60:	dc800e17 	ldw	r18,56(sp)
 4001a64:	dc400d17 	ldw	r17,52(sp)
 4001a68:	d8c01904 	addi	r3,sp,100
 4001a6c:	003fee06 	br	4001a28 <___vfprintf_internal_r+0xd04>
 4001a70:	d8814717 	ldw	r2,1308(sp)
 4001a74:	143fffc4 	addi	r16,r2,-1
 4001a78:	043e970e 	bge	zero,r16,40014d8 <___vfprintf_internal_r+0x7b4>
 4001a7c:	00800404 	movi	r2,16
 4001a80:	1400180e 	bge	r2,r16,4001ae4 <___vfprintf_internal_r+0xdc0>
 4001a84:	1029883a 	mov	r20,r2
 4001a88:	07010074 	movhi	fp,1025
 4001a8c:	e73bd984 	addi	fp,fp,-4250
 4001a90:	054001c4 	movi	r21,7
 4001a94:	00000306 	br	4001aa4 <___vfprintf_internal_r+0xd80>
 4001a98:	9cc00204 	addi	r19,r19,8
 4001a9c:	843ffc04 	addi	r16,r16,-16
 4001aa0:	a400120e 	bge	r20,r16,4001aec <___vfprintf_internal_r+0xdc8>
 4001aa4:	94800404 	addi	r18,r18,16
 4001aa8:	8c400044 	addi	r17,r17,1
 4001aac:	9f000015 	stw	fp,0(r19)
 4001ab0:	9d000115 	stw	r20,4(r19)
 4001ab4:	dc800e15 	stw	r18,56(sp)
 4001ab8:	dc400d15 	stw	r17,52(sp)
 4001abc:	ac7ff60e 	bge	r21,r17,4001a98 <___vfprintf_internal_r+0xd74>
 4001ac0:	d9014f17 	ldw	r4,1340(sp)
 4001ac4:	b00b883a 	mov	r5,r22
 4001ac8:	d9800c04 	addi	r6,sp,48
 4001acc:	4000ccc0 	call	4000ccc <__sprint_r>
 4001ad0:	103e4c1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001ad4:	dc800e17 	ldw	r18,56(sp)
 4001ad8:	dc400d17 	ldw	r17,52(sp)
 4001adc:	dcc01904 	addi	r19,sp,100
 4001ae0:	003fee06 	br	4001a9c <___vfprintf_internal_r+0xd78>
 4001ae4:	07010074 	movhi	fp,1025
 4001ae8:	e73bd984 	addi	fp,fp,-4250
 4001aec:	9425883a 	add	r18,r18,r16
 4001af0:	8c400044 	addi	r17,r17,1
 4001af4:	008001c4 	movi	r2,7
 4001af8:	9f000015 	stw	fp,0(r19)
 4001afc:	9c000115 	stw	r16,4(r19)
 4001b00:	dc800e15 	stw	r18,56(sp)
 4001b04:	dc400d15 	stw	r17,52(sp)
 4001b08:	147e720e 	bge	r2,r17,40014d4 <___vfprintf_internal_r+0x7b0>
 4001b0c:	d9014f17 	ldw	r4,1340(sp)
 4001b10:	b00b883a 	mov	r5,r22
 4001b14:	d9800c04 	addi	r6,sp,48
 4001b18:	4000ccc0 	call	4000ccc <__sprint_r>
 4001b1c:	103e391e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001b20:	dc800e17 	ldw	r18,56(sp)
 4001b24:	dc400d17 	ldw	r17,52(sp)
 4001b28:	dcc01904 	addi	r19,sp,100
 4001b2c:	003e6a06 	br	40014d8 <___vfprintf_internal_r+0x7b4>
 4001b30:	d9014f17 	ldw	r4,1340(sp)
 4001b34:	b00b883a 	mov	r5,r22
 4001b38:	d9800c04 	addi	r6,sp,48
 4001b3c:	d9c15115 	stw	r7,1348(sp)
 4001b40:	4000ccc0 	call	4000ccc <__sprint_r>
 4001b44:	d9c15117 	ldw	r7,1348(sp)
 4001b48:	103e2e1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001b4c:	dc800e17 	ldw	r18,56(sp)
 4001b50:	dc400d17 	ldw	r17,52(sp)
 4001b54:	dd401904 	addi	r21,sp,100
 4001b58:	003dba06 	br	4001244 <___vfprintf_internal_r+0x520>
 4001b5c:	d9014f17 	ldw	r4,1340(sp)
 4001b60:	b00b883a 	mov	r5,r22
 4001b64:	d9800c04 	addi	r6,sp,48
 4001b68:	4000ccc0 	call	4000ccc <__sprint_r>
 4001b6c:	103e251e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001b70:	dc800e17 	ldw	r18,56(sp)
 4001b74:	dc400d17 	ldw	r17,52(sp)
 4001b78:	dcc01904 	addi	r19,sp,100
 4001b7c:	003e4206 	br	4001488 <___vfprintf_internal_r+0x764>
 4001b80:	d9014f17 	ldw	r4,1340(sp)
 4001b84:	b00b883a 	mov	r5,r22
 4001b88:	d9800c04 	addi	r6,sp,48
 4001b8c:	4000ccc0 	call	4000ccc <__sprint_r>
 4001b90:	103e1c1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4001b94:	dc800e17 	ldw	r18,56(sp)
 4001b98:	dc400d17 	ldw	r17,52(sp)
 4001b9c:	d8c01904 	addi	r3,sp,100
 4001ba0:	003e2e06 	br	400145c <___vfprintf_internal_r+0x738>
 4001ba4:	d9414c17 	ldw	r5,1328(sp)
 4001ba8:	2880004c 	andi	r2,r5,1
 4001bac:	1005003a 	cmpeq	r2,r2,zero
 4001bb0:	103dda1e 	bne	r2,zero,400131c <___vfprintf_internal_r+0x5f8>
 4001bb4:	003e9f06 	br	4001634 <___vfprintf_internal_r+0x910>
 4001bb8:	d8c14117 	ldw	r3,1284(sp)
 4001bbc:	9125883a 	add	r18,r18,r4
 4001bc0:	8c400044 	addi	r17,r17,1
 4001bc4:	008001c4 	movi	r2,7
 4001bc8:	a8c00015 	stw	r3,0(r21)
 4001bcc:	a9000115 	stw	r4,4(r21)
 4001bd0:	dc800e15 	stw	r18,56(sp)
 4001bd4:	dc400d15 	stw	r17,52(sp)
 4001bd8:	14426616 	blt	r2,r17,4002574 <___vfprintf_internal_r+0x1850>
 4001bdc:	a8c00204 	addi	r3,r21,8
 4001be0:	d9414917 	ldw	r5,1316(sp)
 4001be4:	00800044 	movi	r2,1
 4001be8:	94800044 	addi	r18,r18,1
 4001bec:	8c400044 	addi	r17,r17,1
 4001bf0:	18800115 	stw	r2,4(r3)
 4001bf4:	008001c4 	movi	r2,7
 4001bf8:	19400015 	stw	r5,0(r3)
 4001bfc:	dc800e15 	stw	r18,56(sp)
 4001c00:	dc400d15 	stw	r17,52(sp)
 4001c04:	2021883a 	mov	r16,r4
 4001c08:	14425016 	blt	r2,r17,400254c <___vfprintf_internal_r+0x1828>
 4001c0c:	19400204 	addi	r5,r3,8
 4001c10:	d9814717 	ldw	r6,1308(sp)
 4001c14:	8c400044 	addi	r17,r17,1
 4001c18:	dc400d15 	stw	r17,52(sp)
 4001c1c:	3107c83a 	sub	r3,r6,r4
 4001c20:	d9014117 	ldw	r4,1284(sp)
 4001c24:	90e5883a 	add	r18,r18,r3
 4001c28:	28c00115 	stw	r3,4(r5)
 4001c2c:	8105883a 	add	r2,r16,r4
 4001c30:	28800015 	stw	r2,0(r5)
 4001c34:	008001c4 	movi	r2,7
 4001c38:	dc800e15 	stw	r18,56(sp)
 4001c3c:	147f1d16 	blt	r2,r17,40018b4 <___vfprintf_internal_r+0xb90>
 4001c40:	28c00204 	addi	r3,r5,8
 4001c44:	003db506 	br	400131c <___vfprintf_internal_r+0x5f8>
 4001c48:	3c000017 	ldw	r16,0(r7)
 4001c4c:	3c400117 	ldw	r17,4(r7)
 4001c50:	39800204 	addi	r6,r7,8
 4001c54:	01000044 	movi	r4,1
 4001c58:	d9814015 	stw	r6,1280(sp)
 4001c5c:	d8000405 	stb	zero,16(sp)
 4001c60:	003ebe06 	br	400175c <___vfprintf_internal_r+0xa38>
 4001c64:	3c000017 	ldw	r16,0(r7)
 4001c68:	3c400117 	ldw	r17,4(r7)
 4001c6c:	38800204 	addi	r2,r7,8
 4001c70:	d8814015 	stw	r2,1280(sp)
 4001c74:	003eb706 	br	4001754 <___vfprintf_internal_r+0xa30>
 4001c78:	3c000017 	ldw	r16,0(r7)
 4001c7c:	3c400117 	ldw	r17,4(r7)
 4001c80:	39000204 	addi	r4,r7,8
 4001c84:	d9014015 	stw	r4,1280(sp)
 4001c88:	0009883a 	mov	r4,zero
 4001c8c:	d8000405 	stb	zero,16(sp)
 4001c90:	003eb206 	br	400175c <___vfprintf_internal_r+0xa38>
 4001c94:	38c00017 	ldw	r3,0(r7)
 4001c98:	39c00104 	addi	r7,r7,4
 4001c9c:	d8c14a15 	stw	r3,1320(sp)
 4001ca0:	1800d10e 	bge	r3,zero,4001fe8 <___vfprintf_internal_r+0x12c4>
 4001ca4:	00c7c83a 	sub	r3,zero,r3
 4001ca8:	d8c14a15 	stw	r3,1320(sp)
 4001cac:	d9014c17 	ldw	r4,1328(sp)
 4001cb0:	b8c00007 	ldb	r3,0(r23)
 4001cb4:	21000114 	ori	r4,r4,4
 4001cb8:	d9014c15 	stw	r4,1328(sp)
 4001cbc:	003c9806 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001cc0:	d9814c17 	ldw	r6,1328(sp)
 4001cc4:	3080080c 	andi	r2,r6,32
 4001cc8:	1001f026 	beq	r2,zero,400248c <___vfprintf_internal_r+0x1768>
 4001ccc:	d9014b17 	ldw	r4,1324(sp)
 4001cd0:	38800017 	ldw	r2,0(r7)
 4001cd4:	39c00104 	addi	r7,r7,4
 4001cd8:	d9c14015 	stw	r7,1280(sp)
 4001cdc:	2007d7fa 	srai	r3,r4,31
 4001ce0:	d9c14017 	ldw	r7,1280(sp)
 4001ce4:	11000015 	stw	r4,0(r2)
 4001ce8:	10c00115 	stw	r3,4(r2)
 4001cec:	003c6906 	br	4000e94 <___vfprintf_internal_r+0x170>
 4001cf0:	b8c00007 	ldb	r3,0(r23)
 4001cf4:	00801b04 	movi	r2,108
 4001cf8:	18824f26 	beq	r3,r2,4002638 <___vfprintf_internal_r+0x1914>
 4001cfc:	d9414c17 	ldw	r5,1328(sp)
 4001d00:	29400414 	ori	r5,r5,16
 4001d04:	d9414c15 	stw	r5,1328(sp)
 4001d08:	003c8506 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001d0c:	d9814c17 	ldw	r6,1328(sp)
 4001d10:	b8c00007 	ldb	r3,0(r23)
 4001d14:	31800814 	ori	r6,r6,32
 4001d18:	d9814c15 	stw	r6,1328(sp)
 4001d1c:	003c8006 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001d20:	d8814c17 	ldw	r2,1328(sp)
 4001d24:	3c000017 	ldw	r16,0(r7)
 4001d28:	00c01e04 	movi	r3,120
 4001d2c:	10800094 	ori	r2,r2,2
 4001d30:	d8814c15 	stw	r2,1328(sp)
 4001d34:	39c00104 	addi	r7,r7,4
 4001d38:	01410074 	movhi	r5,1025
 4001d3c:	297bc204 	addi	r5,r5,-4344
 4001d40:	00800c04 	movi	r2,48
 4001d44:	0023883a 	mov	r17,zero
 4001d48:	01000084 	movi	r4,2
 4001d4c:	d9c14015 	stw	r7,1280(sp)
 4001d50:	d8c14d15 	stw	r3,1332(sp)
 4001d54:	d9414415 	stw	r5,1296(sp)
 4001d58:	d8800445 	stb	r2,17(sp)
 4001d5c:	d8c00485 	stb	r3,18(sp)
 4001d60:	d8000405 	stb	zero,16(sp)
 4001d64:	003e7d06 	br	400175c <___vfprintf_internal_r+0xa38>
 4001d68:	d8814c17 	ldw	r2,1328(sp)
 4001d6c:	b8c00007 	ldb	r3,0(r23)
 4001d70:	10801014 	ori	r2,r2,64
 4001d74:	d8814c15 	stw	r2,1328(sp)
 4001d78:	003c6906 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001d7c:	d9414c17 	ldw	r5,1328(sp)
 4001d80:	2880020c 	andi	r2,r5,8
 4001d84:	1001df26 	beq	r2,zero,4002504 <___vfprintf_internal_r+0x17e0>
 4001d88:	39800017 	ldw	r6,0(r7)
 4001d8c:	38800204 	addi	r2,r7,8
 4001d90:	d8814015 	stw	r2,1280(sp)
 4001d94:	d9814215 	stw	r6,1288(sp)
 4001d98:	39c00117 	ldw	r7,4(r7)
 4001d9c:	d9c14315 	stw	r7,1292(sp)
 4001da0:	d9014217 	ldw	r4,1288(sp)
 4001da4:	d9414317 	ldw	r5,1292(sp)
 4001da8:	40078b00 	call	40078b0 <__isinfd>
 4001dac:	10021726 	beq	r2,zero,400260c <___vfprintf_internal_r+0x18e8>
 4001db0:	d9014217 	ldw	r4,1288(sp)
 4001db4:	d9414317 	ldw	r5,1292(sp)
 4001db8:	000d883a 	mov	r6,zero
 4001dbc:	000f883a 	mov	r7,zero
 4001dc0:	4009a440 	call	4009a44 <__ltdf2>
 4001dc4:	1002ca16 	blt	r2,zero,40028f0 <___vfprintf_internal_r+0x1bcc>
 4001dc8:	d9414d17 	ldw	r5,1332(sp)
 4001dcc:	008011c4 	movi	r2,71
 4001dd0:	11420a16 	blt	r2,r5,40025fc <___vfprintf_internal_r+0x18d8>
 4001dd4:	01810074 	movhi	r6,1025
 4001dd8:	31bbc704 	addi	r6,r6,-4324
 4001ddc:	d9814115 	stw	r6,1284(sp)
 4001de0:	d9014c17 	ldw	r4,1328(sp)
 4001de4:	00c000c4 	movi	r3,3
 4001de8:	00bfdfc4 	movi	r2,-129
 4001dec:	2088703a 	and	r4,r4,r2
 4001df0:	180f883a 	mov	r7,r3
 4001df4:	d8c14515 	stw	r3,1300(sp)
 4001df8:	d9014c15 	stw	r4,1328(sp)
 4001dfc:	d8014615 	stw	zero,1304(sp)
 4001e00:	003e6a06 	br	40017ac <___vfprintf_internal_r+0xa88>
 4001e04:	38800017 	ldw	r2,0(r7)
 4001e08:	00c00044 	movi	r3,1
 4001e0c:	39c00104 	addi	r7,r7,4
 4001e10:	d9c14015 	stw	r7,1280(sp)
 4001e14:	d9000f04 	addi	r4,sp,60
 4001e18:	180f883a 	mov	r7,r3
 4001e1c:	d8c14515 	stw	r3,1300(sp)
 4001e20:	d9014115 	stw	r4,1284(sp)
 4001e24:	d8800f05 	stb	r2,60(sp)
 4001e28:	d8000405 	stb	zero,16(sp)
 4001e2c:	003cac06 	br	40010e0 <___vfprintf_internal_r+0x3bc>
 4001e30:	01410074 	movhi	r5,1025
 4001e34:	297bcd04 	addi	r5,r5,-4300
 4001e38:	d9414415 	stw	r5,1296(sp)
 4001e3c:	d9814c17 	ldw	r6,1328(sp)
 4001e40:	3080080c 	andi	r2,r6,32
 4001e44:	1000f926 	beq	r2,zero,400222c <___vfprintf_internal_r+0x1508>
 4001e48:	3c000017 	ldw	r16,0(r7)
 4001e4c:	3c400117 	ldw	r17,4(r7)
 4001e50:	38800204 	addi	r2,r7,8
 4001e54:	d8814015 	stw	r2,1280(sp)
 4001e58:	d9414c17 	ldw	r5,1328(sp)
 4001e5c:	2880004c 	andi	r2,r5,1
 4001e60:	1005003a 	cmpeq	r2,r2,zero
 4001e64:	1000b31e 	bne	r2,zero,4002134 <___vfprintf_internal_r+0x1410>
 4001e68:	8444b03a 	or	r2,r16,r17
 4001e6c:	1000b126 	beq	r2,zero,4002134 <___vfprintf_internal_r+0x1410>
 4001e70:	d9814d17 	ldw	r6,1332(sp)
 4001e74:	29400094 	ori	r5,r5,2
 4001e78:	00800c04 	movi	r2,48
 4001e7c:	01000084 	movi	r4,2
 4001e80:	d9414c15 	stw	r5,1328(sp)
 4001e84:	d8800445 	stb	r2,17(sp)
 4001e88:	d9800485 	stb	r6,18(sp)
 4001e8c:	d8000405 	stb	zero,16(sp)
 4001e90:	003e3206 	br	400175c <___vfprintf_internal_r+0xa38>
 4001e94:	01810074 	movhi	r6,1025
 4001e98:	31bbc204 	addi	r6,r6,-4344
 4001e9c:	d9814415 	stw	r6,1296(sp)
 4001ea0:	003fe606 	br	4001e3c <___vfprintf_internal_r+0x1118>
 4001ea4:	00800ac4 	movi	r2,43
 4001ea8:	d8800405 	stb	r2,16(sp)
 4001eac:	b8c00007 	ldb	r3,0(r23)
 4001eb0:	003c1b06 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001eb4:	d8814c17 	ldw	r2,1328(sp)
 4001eb8:	b8c00007 	ldb	r3,0(r23)
 4001ebc:	10800054 	ori	r2,r2,1
 4001ec0:	d8814c15 	stw	r2,1328(sp)
 4001ec4:	003c1606 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001ec8:	d8800407 	ldb	r2,16(sp)
 4001ecc:	1000461e 	bne	r2,zero,4001fe8 <___vfprintf_internal_r+0x12c4>
 4001ed0:	00800804 	movi	r2,32
 4001ed4:	d8800405 	stb	r2,16(sp)
 4001ed8:	b8c00007 	ldb	r3,0(r23)
 4001edc:	003c1006 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001ee0:	d9814c17 	ldw	r6,1328(sp)
 4001ee4:	b8c00007 	ldb	r3,0(r23)
 4001ee8:	31800214 	ori	r6,r6,8
 4001eec:	d9814c15 	stw	r6,1328(sp)
 4001ef0:	003c0b06 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001ef4:	0007883a 	mov	r3,zero
 4001ef8:	01000244 	movi	r4,9
 4001efc:	188002a4 	muli	r2,r3,10
 4001f00:	b8c00007 	ldb	r3,0(r23)
 4001f04:	d9814d17 	ldw	r6,1332(sp)
 4001f08:	bdc00044 	addi	r23,r23,1
 4001f0c:	d8c14d15 	stw	r3,1332(sp)
 4001f10:	d9414d17 	ldw	r5,1332(sp)
 4001f14:	3085883a 	add	r2,r6,r2
 4001f18:	10fff404 	addi	r3,r2,-48
 4001f1c:	28bff404 	addi	r2,r5,-48
 4001f20:	20bff62e 	bgeu	r4,r2,4001efc <___vfprintf_internal_r+0x11d8>
 4001f24:	d8c14a15 	stw	r3,1320(sp)
 4001f28:	003bff06 	br	4000f28 <___vfprintf_internal_r+0x204>
 4001f2c:	d9414c17 	ldw	r5,1328(sp)
 4001f30:	b8c00007 	ldb	r3,0(r23)
 4001f34:	29402014 	ori	r5,r5,128
 4001f38:	d9414c15 	stw	r5,1328(sp)
 4001f3c:	003bf806 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001f40:	b8c00007 	ldb	r3,0(r23)
 4001f44:	00800a84 	movi	r2,42
 4001f48:	bdc00044 	addi	r23,r23,1
 4001f4c:	18831526 	beq	r3,r2,4002ba4 <___vfprintf_internal_r+0x1e80>
 4001f50:	d8c14d15 	stw	r3,1332(sp)
 4001f54:	18bff404 	addi	r2,r3,-48
 4001f58:	00c00244 	movi	r3,9
 4001f5c:	18827836 	bltu	r3,r2,4002940 <___vfprintf_internal_r+0x1c1c>
 4001f60:	000d883a 	mov	r6,zero
 4001f64:	308002a4 	muli	r2,r6,10
 4001f68:	b9800007 	ldb	r6,0(r23)
 4001f6c:	d9414d17 	ldw	r5,1332(sp)
 4001f70:	bdc00044 	addi	r23,r23,1
 4001f74:	d9814d15 	stw	r6,1332(sp)
 4001f78:	d9014d17 	ldw	r4,1332(sp)
 4001f7c:	1145883a 	add	r2,r2,r5
 4001f80:	11bff404 	addi	r6,r2,-48
 4001f84:	20bff404 	addi	r2,r4,-48
 4001f88:	18bff62e 	bgeu	r3,r2,4001f64 <___vfprintf_internal_r+0x1240>
 4001f8c:	3027883a 	mov	r19,r6
 4001f90:	303be50e 	bge	r6,zero,4000f28 <___vfprintf_internal_r+0x204>
 4001f94:	04ffffc4 	movi	r19,-1
 4001f98:	003be306 	br	4000f28 <___vfprintf_internal_r+0x204>
 4001f9c:	d8000405 	stb	zero,16(sp)
 4001fa0:	39800017 	ldw	r6,0(r7)
 4001fa4:	39c00104 	addi	r7,r7,4
 4001fa8:	d9c14015 	stw	r7,1280(sp)
 4001fac:	d9814115 	stw	r6,1284(sp)
 4001fb0:	3001c926 	beq	r6,zero,40026d8 <___vfprintf_internal_r+0x19b4>
 4001fb4:	98000e16 	blt	r19,zero,4001ff0 <___vfprintf_internal_r+0x12cc>
 4001fb8:	d9014117 	ldw	r4,1284(sp)
 4001fbc:	000b883a 	mov	r5,zero
 4001fc0:	980d883a 	mov	r6,r19
 4001fc4:	4005de00 	call	4005de0 <memchr>
 4001fc8:	10025926 	beq	r2,zero,4002930 <___vfprintf_internal_r+0x1c0c>
 4001fcc:	d8c14117 	ldw	r3,1284(sp)
 4001fd0:	10cfc83a 	sub	r7,r2,r3
 4001fd4:	99c19e16 	blt	r19,r7,4002650 <___vfprintf_internal_r+0x192c>
 4001fd8:	d9c14515 	stw	r7,1300(sp)
 4001fdc:	38000916 	blt	r7,zero,4002004 <___vfprintf_internal_r+0x12e0>
 4001fe0:	d8014615 	stw	zero,1304(sp)
 4001fe4:	003df106 	br	40017ac <___vfprintf_internal_r+0xa88>
 4001fe8:	b8c00007 	ldb	r3,0(r23)
 4001fec:	003bcc06 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4001ff0:	d9014117 	ldw	r4,1284(sp)
 4001ff4:	4000c580 	call	4000c58 <strlen>
 4001ff8:	d8814515 	stw	r2,1300(sp)
 4001ffc:	100f883a 	mov	r7,r2
 4002000:	103ff70e 	bge	r2,zero,4001fe0 <___vfprintf_internal_r+0x12bc>
 4002004:	d8014515 	stw	zero,1300(sp)
 4002008:	d8014615 	stw	zero,1304(sp)
 400200c:	003de706 	br	40017ac <___vfprintf_internal_r+0xa88>
 4002010:	20c03fcc 	andi	r3,r4,255
 4002014:	00800044 	movi	r2,1
 4002018:	18802d26 	beq	r3,r2,40020d0 <___vfprintf_internal_r+0x13ac>
 400201c:	18800e36 	bltu	r3,r2,4002058 <___vfprintf_internal_r+0x1334>
 4002020:	00800084 	movi	r2,2
 4002024:	1880fa26 	beq	r3,r2,4002410 <___vfprintf_internal_r+0x16ec>
 4002028:	01010074 	movhi	r4,1025
 400202c:	213bd204 	addi	r4,r4,-4280
 4002030:	4000c580 	call	4000c58 <strlen>
 4002034:	100f883a 	mov	r7,r2
 4002038:	dcc14515 	stw	r19,1300(sp)
 400203c:	9880010e 	bge	r19,r2,4002044 <___vfprintf_internal_r+0x1320>
 4002040:	d8814515 	stw	r2,1300(sp)
 4002044:	00810074 	movhi	r2,1025
 4002048:	10bbd204 	addi	r2,r2,-4280
 400204c:	dcc14615 	stw	r19,1304(sp)
 4002050:	d8814115 	stw	r2,1284(sp)
 4002054:	003dd506 	br	40017ac <___vfprintf_internal_r+0xa88>
 4002058:	d9401904 	addi	r5,sp,100
 400205c:	dd000f04 	addi	r20,sp,60
 4002060:	d9414115 	stw	r5,1284(sp)
 4002064:	880a977a 	slli	r5,r17,29
 4002068:	d9814117 	ldw	r6,1284(sp)
 400206c:	8004d0fa 	srli	r2,r16,3
 4002070:	8806d0fa 	srli	r3,r17,3
 4002074:	810001cc 	andi	r4,r16,7
 4002078:	2884b03a 	or	r2,r5,r2
 400207c:	31bfffc4 	addi	r6,r6,-1
 4002080:	21000c04 	addi	r4,r4,48
 4002084:	d9814115 	stw	r6,1284(sp)
 4002088:	10cab03a 	or	r5,r2,r3
 400208c:	31000005 	stb	r4,0(r6)
 4002090:	1021883a 	mov	r16,r2
 4002094:	1823883a 	mov	r17,r3
 4002098:	283ff21e 	bne	r5,zero,4002064 <___vfprintf_internal_r+0x1340>
 400209c:	d8c14c17 	ldw	r3,1328(sp)
 40020a0:	1880004c 	andi	r2,r3,1
 40020a4:	1005003a 	cmpeq	r2,r2,zero
 40020a8:	103db91e 	bne	r2,zero,4001790 <___vfprintf_internal_r+0xa6c>
 40020ac:	20803fcc 	andi	r2,r4,255
 40020b0:	1080201c 	xori	r2,r2,128
 40020b4:	10bfe004 	addi	r2,r2,-128
 40020b8:	00c00c04 	movi	r3,48
 40020bc:	10fdb426 	beq	r2,r3,4001790 <___vfprintf_internal_r+0xa6c>
 40020c0:	31bfffc4 	addi	r6,r6,-1
 40020c4:	d9814115 	stw	r6,1284(sp)
 40020c8:	30c00005 	stb	r3,0(r6)
 40020cc:	003db006 	br	4001790 <___vfprintf_internal_r+0xa6c>
 40020d0:	88800068 	cmpgeui	r2,r17,1
 40020d4:	10002c1e 	bne	r2,zero,4002188 <___vfprintf_internal_r+0x1464>
 40020d8:	8800021e 	bne	r17,zero,40020e4 <___vfprintf_internal_r+0x13c0>
 40020dc:	00800244 	movi	r2,9
 40020e0:	14002936 	bltu	r2,r16,4002188 <___vfprintf_internal_r+0x1464>
 40020e4:	d90018c4 	addi	r4,sp,99
 40020e8:	dd000f04 	addi	r20,sp,60
 40020ec:	d9014115 	stw	r4,1284(sp)
 40020f0:	d9014117 	ldw	r4,1284(sp)
 40020f4:	80800c04 	addi	r2,r16,48
 40020f8:	20800005 	stb	r2,0(r4)
 40020fc:	003da406 	br	4001790 <___vfprintf_internal_r+0xa6c>
 4002100:	dc400d17 	ldw	r17,52(sp)
 4002104:	07010074 	movhi	fp,1025
 4002108:	e73bd984 	addi	fp,fp,-4250
 400210c:	9425883a 	add	r18,r18,r16
 4002110:	8c400044 	addi	r17,r17,1
 4002114:	008001c4 	movi	r2,7
 4002118:	1f000015 	stw	fp,0(r3)
 400211c:	1c000115 	stw	r16,4(r3)
 4002120:	dc800e15 	stw	r18,56(sp)
 4002124:	dc400d15 	stw	r17,52(sp)
 4002128:	147de216 	blt	r2,r17,40018b4 <___vfprintf_internal_r+0xb90>
 400212c:	18c00204 	addi	r3,r3,8
 4002130:	003c7a06 	br	400131c <___vfprintf_internal_r+0x5f8>
 4002134:	01000084 	movi	r4,2
 4002138:	d8000405 	stb	zero,16(sp)
 400213c:	003d8706 	br	400175c <___vfprintf_internal_r+0xa38>
 4002140:	d9814c17 	ldw	r6,1328(sp)
 4002144:	30c4703a 	and	r2,r6,r3
 4002148:	1005003a 	cmpeq	r2,r2,zero
 400214c:	103cb926 	beq	r2,zero,4001434 <___vfprintf_internal_r+0x710>
 4002150:	d9014117 	ldw	r4,1284(sp)
 4002154:	94800044 	addi	r18,r18,1
 4002158:	8c400044 	addi	r17,r17,1
 400215c:	008001c4 	movi	r2,7
 4002160:	a9000015 	stw	r4,0(r21)
 4002164:	a8c00115 	stw	r3,4(r21)
 4002168:	dc800e15 	stw	r18,56(sp)
 400216c:	dc400d15 	stw	r17,52(sp)
 4002170:	147e6616 	blt	r2,r17,4001b0c <___vfprintf_internal_r+0xde8>
 4002174:	acc00204 	addi	r19,r21,8
 4002178:	003cd706 	br	40014d8 <___vfprintf_internal_r+0x7b4>
 400217c:	07010074 	movhi	fp,1025
 4002180:	e73bd984 	addi	fp,fp,-4250
 4002184:	003c4f06 	br	40012c4 <___vfprintf_internal_r+0x5a0>
 4002188:	dd000f04 	addi	r20,sp,60
 400218c:	dc801904 	addi	r18,sp,100
 4002190:	8009883a 	mov	r4,r16
 4002194:	880b883a 	mov	r5,r17
 4002198:	01800284 	movi	r6,10
 400219c:	000f883a 	mov	r7,zero
 40021a0:	40087540 	call	4008754 <__umoddi3>
 40021a4:	12000c04 	addi	r8,r2,48
 40021a8:	94bfffc4 	addi	r18,r18,-1
 40021ac:	8009883a 	mov	r4,r16
 40021b0:	880b883a 	mov	r5,r17
 40021b4:	01800284 	movi	r6,10
 40021b8:	000f883a 	mov	r7,zero
 40021bc:	92000005 	stb	r8,0(r18)
 40021c0:	40081780 	call	4008178 <__udivdi3>
 40021c4:	1009883a 	mov	r4,r2
 40021c8:	1021883a 	mov	r16,r2
 40021cc:	18800068 	cmpgeui	r2,r3,1
 40021d0:	1823883a 	mov	r17,r3
 40021d4:	103fee1e 	bne	r2,zero,4002190 <___vfprintf_internal_r+0x146c>
 40021d8:	1800021e 	bne	r3,zero,40021e4 <___vfprintf_internal_r+0x14c0>
 40021dc:	00800244 	movi	r2,9
 40021e0:	113feb36 	bltu	r2,r4,4002190 <___vfprintf_internal_r+0x146c>
 40021e4:	94bfffc4 	addi	r18,r18,-1
 40021e8:	dc814115 	stw	r18,1284(sp)
 40021ec:	003fc006 	br	40020f0 <___vfprintf_internal_r+0x13cc>
 40021f0:	d9014c17 	ldw	r4,1328(sp)
 40021f4:	2080004c 	andi	r2,r4,1
 40021f8:	10009a1e 	bne	r2,zero,4002464 <___vfprintf_internal_r+0x1740>
 40021fc:	d9401904 	addi	r5,sp,100
 4002200:	dd000f04 	addi	r20,sp,60
 4002204:	d9414115 	stw	r5,1284(sp)
 4002208:	003d6106 	br	4001790 <___vfprintf_internal_r+0xa6c>
 400220c:	d9014f17 	ldw	r4,1340(sp)
 4002210:	b00b883a 	mov	r5,r22
 4002214:	d9800c04 	addi	r6,sp,48
 4002218:	4000ccc0 	call	4000ccc <__sprint_r>
 400221c:	103c791e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4002220:	dc800e17 	ldw	r18,56(sp)
 4002224:	d8c01904 	addi	r3,sp,100
 4002228:	003cff06 	br	4001628 <___vfprintf_internal_r+0x904>
 400222c:	d8c14c17 	ldw	r3,1328(sp)
 4002230:	1880040c 	andi	r2,r3,16
 4002234:	1000711e 	bne	r2,zero,40023fc <___vfprintf_internal_r+0x16d8>
 4002238:	d9014c17 	ldw	r4,1328(sp)
 400223c:	2080100c 	andi	r2,r4,64
 4002240:	10006e26 	beq	r2,zero,40023fc <___vfprintf_internal_r+0x16d8>
 4002244:	3c00000b 	ldhu	r16,0(r7)
 4002248:	0023883a 	mov	r17,zero
 400224c:	39c00104 	addi	r7,r7,4
 4002250:	d9c14015 	stw	r7,1280(sp)
 4002254:	003f0006 	br	4001e58 <___vfprintf_internal_r+0x1134>
 4002258:	dc400d17 	ldw	r17,52(sp)
 400225c:	07010074 	movhi	fp,1025
 4002260:	e73bd984 	addi	fp,fp,-4250
 4002264:	9425883a 	add	r18,r18,r16
 4002268:	8c400044 	addi	r17,r17,1
 400226c:	008001c4 	movi	r2,7
 4002270:	1f000015 	stw	fp,0(r3)
 4002274:	1c000115 	stw	r16,4(r3)
 4002278:	dc800e15 	stw	r18,56(sp)
 400227c:	dc400d15 	stw	r17,52(sp)
 4002280:	147d7616 	blt	r2,r17,400185c <___vfprintf_internal_r+0xb38>
 4002284:	18c00204 	addi	r3,r3,8
 4002288:	003d7b06 	br	4001878 <___vfprintf_internal_r+0xb54>
 400228c:	dc800e17 	ldw	r18,56(sp)
 4002290:	dc400d17 	ldw	r17,52(sp)
 4002294:	07010074 	movhi	fp,1025
 4002298:	e73bdd84 	addi	fp,fp,-4234
 400229c:	003bc006 	br	40011a0 <___vfprintf_internal_r+0x47c>
 40022a0:	d9014f17 	ldw	r4,1340(sp)
 40022a4:	b00b883a 	mov	r5,r22
 40022a8:	d9800c04 	addi	r6,sp,48
 40022ac:	4000ccc0 	call	4000ccc <__sprint_r>
 40022b0:	103c541e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40022b4:	dc800e17 	ldw	r18,56(sp)
 40022b8:	d8c01904 	addi	r3,sp,100
 40022bc:	003ce906 	br	4001664 <___vfprintf_internal_r+0x940>
 40022c0:	3c000017 	ldw	r16,0(r7)
 40022c4:	0009883a 	mov	r4,zero
 40022c8:	39c00104 	addi	r7,r7,4
 40022cc:	0023883a 	mov	r17,zero
 40022d0:	d9c14015 	stw	r7,1280(sp)
 40022d4:	d8000405 	stb	zero,16(sp)
 40022d8:	003d2006 	br	400175c <___vfprintf_internal_r+0xa38>
 40022dc:	38800017 	ldw	r2,0(r7)
 40022e0:	39c00104 	addi	r7,r7,4
 40022e4:	d9c14015 	stw	r7,1280(sp)
 40022e8:	1023d7fa 	srai	r17,r2,31
 40022ec:	1021883a 	mov	r16,r2
 40022f0:	003d1806 	br	4001754 <___vfprintf_internal_r+0xa30>
 40022f4:	3c000017 	ldw	r16,0(r7)
 40022f8:	01000044 	movi	r4,1
 40022fc:	39c00104 	addi	r7,r7,4
 4002300:	0023883a 	mov	r17,zero
 4002304:	d9c14015 	stw	r7,1280(sp)
 4002308:	d8000405 	stb	zero,16(sp)
 400230c:	003d1306 	br	400175c <___vfprintf_internal_r+0xa38>
 4002310:	00810074 	movhi	r2,1025
 4002314:	10bbd904 	addi	r2,r2,-4252
 4002318:	94800044 	addi	r18,r18,1
 400231c:	8c400044 	addi	r17,r17,1
 4002320:	a8800015 	stw	r2,0(r21)
 4002324:	00c00044 	movi	r3,1
 4002328:	008001c4 	movi	r2,7
 400232c:	a8c00115 	stw	r3,4(r21)
 4002330:	dc800e15 	stw	r18,56(sp)
 4002334:	dc400d15 	stw	r17,52(sp)
 4002338:	1440ca16 	blt	r2,r17,4002664 <___vfprintf_internal_r+0x1940>
 400233c:	a8c00204 	addi	r3,r21,8
 4002340:	2000061e 	bne	r4,zero,400235c <___vfprintf_internal_r+0x1638>
 4002344:	d9414717 	ldw	r5,1308(sp)
 4002348:	2800041e 	bne	r5,zero,400235c <___vfprintf_internal_r+0x1638>
 400234c:	d9814c17 	ldw	r6,1328(sp)
 4002350:	3080004c 	andi	r2,r6,1
 4002354:	1005003a 	cmpeq	r2,r2,zero
 4002358:	103bf01e 	bne	r2,zero,400131c <___vfprintf_internal_r+0x5f8>
 400235c:	00800044 	movi	r2,1
 4002360:	dc400d17 	ldw	r17,52(sp)
 4002364:	18800115 	stw	r2,4(r3)
 4002368:	d8814917 	ldw	r2,1316(sp)
 400236c:	94800044 	addi	r18,r18,1
 4002370:	8c400044 	addi	r17,r17,1
 4002374:	18800015 	stw	r2,0(r3)
 4002378:	008001c4 	movi	r2,7
 400237c:	dc800e15 	stw	r18,56(sp)
 4002380:	dc400d15 	stw	r17,52(sp)
 4002384:	1440ca16 	blt	r2,r17,40026b0 <___vfprintf_internal_r+0x198c>
 4002388:	18c00204 	addi	r3,r3,8
 400238c:	0121c83a 	sub	r16,zero,r4
 4002390:	0400500e 	bge	zero,r16,40024d4 <___vfprintf_internal_r+0x17b0>
 4002394:	00800404 	movi	r2,16
 4002398:	1400800e 	bge	r2,r16,400259c <___vfprintf_internal_r+0x1878>
 400239c:	1027883a 	mov	r19,r2
 40023a0:	07010074 	movhi	fp,1025
 40023a4:	e73bd984 	addi	fp,fp,-4250
 40023a8:	050001c4 	movi	r20,7
 40023ac:	00000306 	br	40023bc <___vfprintf_internal_r+0x1698>
 40023b0:	18c00204 	addi	r3,r3,8
 40023b4:	843ffc04 	addi	r16,r16,-16
 40023b8:	9c007a0e 	bge	r19,r16,40025a4 <___vfprintf_internal_r+0x1880>
 40023bc:	94800404 	addi	r18,r18,16
 40023c0:	8c400044 	addi	r17,r17,1
 40023c4:	1f000015 	stw	fp,0(r3)
 40023c8:	1cc00115 	stw	r19,4(r3)
 40023cc:	dc800e15 	stw	r18,56(sp)
 40023d0:	dc400d15 	stw	r17,52(sp)
 40023d4:	a47ff60e 	bge	r20,r17,40023b0 <___vfprintf_internal_r+0x168c>
 40023d8:	d9014f17 	ldw	r4,1340(sp)
 40023dc:	b00b883a 	mov	r5,r22
 40023e0:	d9800c04 	addi	r6,sp,48
 40023e4:	4000ccc0 	call	4000ccc <__sprint_r>
 40023e8:	103c061e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40023ec:	dc800e17 	ldw	r18,56(sp)
 40023f0:	dc400d17 	ldw	r17,52(sp)
 40023f4:	d8c01904 	addi	r3,sp,100
 40023f8:	003fee06 	br	40023b4 <___vfprintf_internal_r+0x1690>
 40023fc:	3c000017 	ldw	r16,0(r7)
 4002400:	0023883a 	mov	r17,zero
 4002404:	39c00104 	addi	r7,r7,4
 4002408:	d9c14015 	stw	r7,1280(sp)
 400240c:	003e9206 	br	4001e58 <___vfprintf_internal_r+0x1134>
 4002410:	d9401904 	addi	r5,sp,100
 4002414:	dd000f04 	addi	r20,sp,60
 4002418:	d9414115 	stw	r5,1284(sp)
 400241c:	d9814417 	ldw	r6,1296(sp)
 4002420:	880a973a 	slli	r5,r17,28
 4002424:	8004d13a 	srli	r2,r16,4
 4002428:	810003cc 	andi	r4,r16,15
 400242c:	3109883a 	add	r4,r6,r4
 4002430:	2884b03a 	or	r2,r5,r2
 4002434:	21400003 	ldbu	r5,0(r4)
 4002438:	d9014117 	ldw	r4,1284(sp)
 400243c:	8806d13a 	srli	r3,r17,4
 4002440:	1021883a 	mov	r16,r2
 4002444:	213fffc4 	addi	r4,r4,-1
 4002448:	d9014115 	stw	r4,1284(sp)
 400244c:	d9814117 	ldw	r6,1284(sp)
 4002450:	10c8b03a 	or	r4,r2,r3
 4002454:	1823883a 	mov	r17,r3
 4002458:	31400005 	stb	r5,0(r6)
 400245c:	203fef1e 	bne	r4,zero,400241c <___vfprintf_internal_r+0x16f8>
 4002460:	003ccb06 	br	4001790 <___vfprintf_internal_r+0xa6c>
 4002464:	00800c04 	movi	r2,48
 4002468:	d98018c4 	addi	r6,sp,99
 400246c:	dd000f04 	addi	r20,sp,60
 4002470:	d88018c5 	stb	r2,99(sp)
 4002474:	d9814115 	stw	r6,1284(sp)
 4002478:	003cc506 	br	4001790 <___vfprintf_internal_r+0xa6c>
 400247c:	dc400d17 	ldw	r17,52(sp)
 4002480:	07010074 	movhi	fp,1025
 4002484:	e73bdd84 	addi	fp,fp,-4234
 4002488:	003bc706 	br	40013a8 <___vfprintf_internal_r+0x684>
 400248c:	d9414c17 	ldw	r5,1328(sp)
 4002490:	2880040c 	andi	r2,r5,16
 4002494:	10007c26 	beq	r2,zero,4002688 <___vfprintf_internal_r+0x1964>
 4002498:	38800017 	ldw	r2,0(r7)
 400249c:	39c00104 	addi	r7,r7,4
 40024a0:	d9c14015 	stw	r7,1280(sp)
 40024a4:	d9814b17 	ldw	r6,1324(sp)
 40024a8:	d9c14017 	ldw	r7,1280(sp)
 40024ac:	11800015 	stw	r6,0(r2)
 40024b0:	003a7806 	br	4000e94 <___vfprintf_internal_r+0x170>
 40024b4:	d9014f17 	ldw	r4,1340(sp)
 40024b8:	b00b883a 	mov	r5,r22
 40024bc:	d9800c04 	addi	r6,sp,48
 40024c0:	4000ccc0 	call	4000ccc <__sprint_r>
 40024c4:	103bcf1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40024c8:	dc800e17 	ldw	r18,56(sp)
 40024cc:	dc400d17 	ldw	r17,52(sp)
 40024d0:	d8c01904 	addi	r3,sp,100
 40024d4:	d9014717 	ldw	r4,1308(sp)
 40024d8:	d9414117 	ldw	r5,1284(sp)
 40024dc:	8c400044 	addi	r17,r17,1
 40024e0:	9125883a 	add	r18,r18,r4
 40024e4:	008001c4 	movi	r2,7
 40024e8:	19400015 	stw	r5,0(r3)
 40024ec:	19000115 	stw	r4,4(r3)
 40024f0:	dc800e15 	stw	r18,56(sp)
 40024f4:	dc400d15 	stw	r17,52(sp)
 40024f8:	147cee16 	blt	r2,r17,40018b4 <___vfprintf_internal_r+0xb90>
 40024fc:	18c00204 	addi	r3,r3,8
 4002500:	003b8606 	br	400131c <___vfprintf_internal_r+0x5f8>
 4002504:	38c00017 	ldw	r3,0(r7)
 4002508:	39000204 	addi	r4,r7,8
 400250c:	d9014015 	stw	r4,1280(sp)
 4002510:	d8c14215 	stw	r3,1288(sp)
 4002514:	39c00117 	ldw	r7,4(r7)
 4002518:	d9c14315 	stw	r7,1292(sp)
 400251c:	003e2006 	br	4001da0 <___vfprintf_internal_r+0x107c>
 4002520:	0005883a 	mov	r2,zero
 4002524:	1409c83a 	sub	r4,r2,r16
 4002528:	1105803a 	cmpltu	r2,r2,r4
 400252c:	044bc83a 	sub	r5,zero,r17
 4002530:	2885c83a 	sub	r2,r5,r2
 4002534:	2021883a 	mov	r16,r4
 4002538:	1023883a 	mov	r17,r2
 400253c:	01000044 	movi	r4,1
 4002540:	00800b44 	movi	r2,45
 4002544:	d8800405 	stb	r2,16(sp)
 4002548:	003c8406 	br	400175c <___vfprintf_internal_r+0xa38>
 400254c:	d9014f17 	ldw	r4,1340(sp)
 4002550:	b00b883a 	mov	r5,r22
 4002554:	d9800c04 	addi	r6,sp,48
 4002558:	4000ccc0 	call	4000ccc <__sprint_r>
 400255c:	103ba91e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4002560:	dc800e17 	ldw	r18,56(sp)
 4002564:	dc400d17 	ldw	r17,52(sp)
 4002568:	d9000517 	ldw	r4,20(sp)
 400256c:	d9401904 	addi	r5,sp,100
 4002570:	003da706 	br	4001c10 <___vfprintf_internal_r+0xeec>
 4002574:	d9014f17 	ldw	r4,1340(sp)
 4002578:	b00b883a 	mov	r5,r22
 400257c:	d9800c04 	addi	r6,sp,48
 4002580:	4000ccc0 	call	4000ccc <__sprint_r>
 4002584:	103b9f1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4002588:	dc800e17 	ldw	r18,56(sp)
 400258c:	dc400d17 	ldw	r17,52(sp)
 4002590:	d9000517 	ldw	r4,20(sp)
 4002594:	d8c01904 	addi	r3,sp,100
 4002598:	003d9106 	br	4001be0 <___vfprintf_internal_r+0xebc>
 400259c:	07010074 	movhi	fp,1025
 40025a0:	e73bd984 	addi	fp,fp,-4250
 40025a4:	9425883a 	add	r18,r18,r16
 40025a8:	8c400044 	addi	r17,r17,1
 40025ac:	008001c4 	movi	r2,7
 40025b0:	1f000015 	stw	fp,0(r3)
 40025b4:	1c000115 	stw	r16,4(r3)
 40025b8:	dc800e15 	stw	r18,56(sp)
 40025bc:	dc400d15 	stw	r17,52(sp)
 40025c0:	147fbc16 	blt	r2,r17,40024b4 <___vfprintf_internal_r+0x1790>
 40025c4:	18c00204 	addi	r3,r3,8
 40025c8:	003fc206 	br	40024d4 <___vfprintf_internal_r+0x17b0>
 40025cc:	d9014f17 	ldw	r4,1340(sp)
 40025d0:	b00b883a 	mov	r5,r22
 40025d4:	d9800c04 	addi	r6,sp,48
 40025d8:	4000ccc0 	call	4000ccc <__sprint_r>
 40025dc:	103b891e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40025e0:	dc800e17 	ldw	r18,56(sp)
 40025e4:	d9000517 	ldw	r4,20(sp)
 40025e8:	d8c01904 	addi	r3,sp,100
 40025ec:	003d0206 	br	40019f8 <___vfprintf_internal_r+0xcd4>
 40025f0:	07010074 	movhi	fp,1025
 40025f4:	e73bd984 	addi	fp,fp,-4250
 40025f8:	003be406 	br	400158c <___vfprintf_internal_r+0x868>
 40025fc:	00810074 	movhi	r2,1025
 4002600:	10bbc804 	addi	r2,r2,-4320
 4002604:	d8814115 	stw	r2,1284(sp)
 4002608:	003df506 	br	4001de0 <___vfprintf_internal_r+0x10bc>
 400260c:	d9014217 	ldw	r4,1288(sp)
 4002610:	d9414317 	ldw	r5,1292(sp)
 4002614:	40078f00 	call	40078f0 <__isnand>
 4002618:	10003926 	beq	r2,zero,4002700 <___vfprintf_internal_r+0x19dc>
 400261c:	d9414d17 	ldw	r5,1332(sp)
 4002620:	008011c4 	movi	r2,71
 4002624:	1140ce16 	blt	r2,r5,4002960 <___vfprintf_internal_r+0x1c3c>
 4002628:	01810074 	movhi	r6,1025
 400262c:	31bbc904 	addi	r6,r6,-4316
 4002630:	d9814115 	stw	r6,1284(sp)
 4002634:	003dea06 	br	4001de0 <___vfprintf_internal_r+0x10bc>
 4002638:	d9014c17 	ldw	r4,1328(sp)
 400263c:	bdc00044 	addi	r23,r23,1
 4002640:	b8c00007 	ldb	r3,0(r23)
 4002644:	21000814 	ori	r4,r4,32
 4002648:	d9014c15 	stw	r4,1328(sp)
 400264c:	003a3406 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4002650:	dcc14515 	stw	r19,1300(sp)
 4002654:	98011016 	blt	r19,zero,4002a98 <___vfprintf_internal_r+0x1d74>
 4002658:	980f883a 	mov	r7,r19
 400265c:	d8014615 	stw	zero,1304(sp)
 4002660:	003c5206 	br	40017ac <___vfprintf_internal_r+0xa88>
 4002664:	d9014f17 	ldw	r4,1340(sp)
 4002668:	b00b883a 	mov	r5,r22
 400266c:	d9800c04 	addi	r6,sp,48
 4002670:	4000ccc0 	call	4000ccc <__sprint_r>
 4002674:	103b631e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4002678:	dc800e17 	ldw	r18,56(sp)
 400267c:	d9000517 	ldw	r4,20(sp)
 4002680:	d8c01904 	addi	r3,sp,100
 4002684:	003f2e06 	br	4002340 <___vfprintf_internal_r+0x161c>
 4002688:	d8c14c17 	ldw	r3,1328(sp)
 400268c:	1880100c 	andi	r2,r3,64
 4002690:	1000a026 	beq	r2,zero,4002914 <___vfprintf_internal_r+0x1bf0>
 4002694:	38800017 	ldw	r2,0(r7)
 4002698:	39c00104 	addi	r7,r7,4
 400269c:	d9c14015 	stw	r7,1280(sp)
 40026a0:	d9014b17 	ldw	r4,1324(sp)
 40026a4:	d9c14017 	ldw	r7,1280(sp)
 40026a8:	1100000d 	sth	r4,0(r2)
 40026ac:	0039f906 	br	4000e94 <___vfprintf_internal_r+0x170>
 40026b0:	d9014f17 	ldw	r4,1340(sp)
 40026b4:	b00b883a 	mov	r5,r22
 40026b8:	d9800c04 	addi	r6,sp,48
 40026bc:	4000ccc0 	call	4000ccc <__sprint_r>
 40026c0:	103b501e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 40026c4:	dc800e17 	ldw	r18,56(sp)
 40026c8:	dc400d17 	ldw	r17,52(sp)
 40026cc:	d9000517 	ldw	r4,20(sp)
 40026d0:	d8c01904 	addi	r3,sp,100
 40026d4:	003f2d06 	br	400238c <___vfprintf_internal_r+0x1668>
 40026d8:	00800184 	movi	r2,6
 40026dc:	14c09a36 	bltu	r2,r19,4002948 <___vfprintf_internal_r+0x1c24>
 40026e0:	dcc14515 	stw	r19,1300(sp)
 40026e4:	9800010e 	bge	r19,zero,40026ec <___vfprintf_internal_r+0x19c8>
 40026e8:	d8014515 	stw	zero,1300(sp)
 40026ec:	00810074 	movhi	r2,1025
 40026f0:	10bbcb04 	addi	r2,r2,-4308
 40026f4:	980f883a 	mov	r7,r19
 40026f8:	d8814115 	stw	r2,1284(sp)
 40026fc:	003a7806 	br	40010e0 <___vfprintf_internal_r+0x3bc>
 4002700:	00bfffc4 	movi	r2,-1
 4002704:	9880e226 	beq	r19,r2,4002a90 <___vfprintf_internal_r+0x1d6c>
 4002708:	d9414d17 	ldw	r5,1332(sp)
 400270c:	008019c4 	movi	r2,103
 4002710:	2880dc26 	beq	r5,r2,4002a84 <___vfprintf_internal_r+0x1d60>
 4002714:	008011c4 	movi	r2,71
 4002718:	2880da26 	beq	r5,r2,4002a84 <___vfprintf_internal_r+0x1d60>
 400271c:	d9414c17 	ldw	r5,1328(sp)
 4002720:	d9014317 	ldw	r4,1292(sp)
 4002724:	d9814217 	ldw	r6,1288(sp)
 4002728:	29404014 	ori	r5,r5,256
 400272c:	d9414c15 	stw	r5,1328(sp)
 4002730:	2000cc16 	blt	r4,zero,4002a64 <___vfprintf_internal_r+0x1d40>
 4002734:	3021883a 	mov	r16,r6
 4002738:	2023883a 	mov	r17,r4
 400273c:	0039883a 	mov	fp,zero
 4002740:	d9414d17 	ldw	r5,1332(sp)
 4002744:	00801984 	movi	r2,102
 4002748:	2880b726 	beq	r5,r2,4002a28 <___vfprintf_internal_r+0x1d04>
 400274c:	00801184 	movi	r2,70
 4002750:	2880b526 	beq	r5,r2,4002a28 <___vfprintf_internal_r+0x1d04>
 4002754:	00801944 	movi	r2,101
 4002758:	2880c826 	beq	r5,r2,4002a7c <___vfprintf_internal_r+0x1d58>
 400275c:	00801144 	movi	r2,69
 4002760:	2880c626 	beq	r5,r2,4002a7c <___vfprintf_internal_r+0x1d58>
 4002764:	9829883a 	mov	r20,r19
 4002768:	d9014f17 	ldw	r4,1340(sp)
 400276c:	d8800504 	addi	r2,sp,20
 4002770:	880d883a 	mov	r6,r17
 4002774:	d8800115 	stw	r2,4(sp)
 4002778:	d8c00604 	addi	r3,sp,24
 400277c:	d8800704 	addi	r2,sp,28
 4002780:	800b883a 	mov	r5,r16
 4002784:	01c00084 	movi	r7,2
 4002788:	d8c00215 	stw	r3,8(sp)
 400278c:	d8800315 	stw	r2,12(sp)
 4002790:	dd000015 	stw	r20,0(sp)
 4002794:	4002f480 	call	4002f48 <_dtoa_r>
 4002798:	d9814d17 	ldw	r6,1332(sp)
 400279c:	d8814115 	stw	r2,1284(sp)
 40027a0:	008019c4 	movi	r2,103
 40027a4:	30809526 	beq	r6,r2,40029fc <___vfprintf_internal_r+0x1cd8>
 40027a8:	d8c14d17 	ldw	r3,1332(sp)
 40027ac:	008011c4 	movi	r2,71
 40027b0:	18809226 	beq	r3,r2,40029fc <___vfprintf_internal_r+0x1cd8>
 40027b4:	d9414117 	ldw	r5,1284(sp)
 40027b8:	d9814d17 	ldw	r6,1332(sp)
 40027bc:	00801984 	movi	r2,102
 40027c0:	2d25883a 	add	r18,r5,r20
 40027c4:	30808626 	beq	r6,r2,40029e0 <___vfprintf_internal_r+0x1cbc>
 40027c8:	00801184 	movi	r2,70
 40027cc:	30808426 	beq	r6,r2,40029e0 <___vfprintf_internal_r+0x1cbc>
 40027d0:	000d883a 	mov	r6,zero
 40027d4:	000f883a 	mov	r7,zero
 40027d8:	880b883a 	mov	r5,r17
 40027dc:	8009883a 	mov	r4,r16
 40027e0:	40098240 	call	4009824 <__eqdf2>
 40027e4:	1000751e 	bne	r2,zero,40029bc <___vfprintf_internal_r+0x1c98>
 40027e8:	9005883a 	mov	r2,r18
 40027ec:	dc800715 	stw	r18,28(sp)
 40027f0:	d9014117 	ldw	r4,1284(sp)
 40027f4:	d9414d17 	ldw	r5,1332(sp)
 40027f8:	00c019c4 	movi	r3,103
 40027fc:	1125c83a 	sub	r18,r2,r4
 4002800:	28c06826 	beq	r5,r3,40029a4 <___vfprintf_internal_r+0x1c80>
 4002804:	008011c4 	movi	r2,71
 4002808:	28806626 	beq	r5,r2,40029a4 <___vfprintf_internal_r+0x1c80>
 400280c:	d9000517 	ldw	r4,20(sp)
 4002810:	d8c14d17 	ldw	r3,1332(sp)
 4002814:	00801944 	movi	r2,101
 4002818:	10c05516 	blt	r2,r3,4002970 <___vfprintf_internal_r+0x1c4c>
 400281c:	213fffc4 	addi	r4,r4,-1
 4002820:	d9000515 	stw	r4,20(sp)
 4002824:	d8c00805 	stb	r3,32(sp)
 4002828:	2021883a 	mov	r16,r4
 400282c:	2000c116 	blt	r4,zero,4002b34 <___vfprintf_internal_r+0x1e10>
 4002830:	00800ac4 	movi	r2,43
 4002834:	d8800845 	stb	r2,33(sp)
 4002838:	00800244 	movi	r2,9
 400283c:	1400af0e 	bge	r2,r16,4002afc <___vfprintf_internal_r+0x1dd8>
 4002840:	1027883a 	mov	r19,r2
 4002844:	dc400b84 	addi	r17,sp,46
 4002848:	8009883a 	mov	r4,r16
 400284c:	01400284 	movi	r5,10
 4002850:	4009f0c0 	call	4009f0c <__modsi3>
 4002854:	10800c04 	addi	r2,r2,48
 4002858:	8c7fffc4 	addi	r17,r17,-1
 400285c:	8009883a 	mov	r4,r16
 4002860:	01400284 	movi	r5,10
 4002864:	88800005 	stb	r2,0(r17)
 4002868:	4009eac0 	call	4009eac <__divsi3>
 400286c:	1021883a 	mov	r16,r2
 4002870:	98bff516 	blt	r19,r2,4002848 <___vfprintf_internal_r+0x1b24>
 4002874:	10c00c04 	addi	r3,r2,48
 4002878:	d88009c4 	addi	r2,sp,39
 400287c:	108001c4 	addi	r2,r2,7
 4002880:	897fffc4 	addi	r5,r17,-1
 4002884:	88ffffc5 	stb	r3,-1(r17)
 4002888:	2880a72e 	bgeu	r5,r2,4002b28 <___vfprintf_internal_r+0x1e04>
 400288c:	1009883a 	mov	r4,r2
 4002890:	d9800804 	addi	r6,sp,32
 4002894:	d8c00884 	addi	r3,sp,34
 4002898:	28800003 	ldbu	r2,0(r5)
 400289c:	29400044 	addi	r5,r5,1
 40028a0:	18800005 	stb	r2,0(r3)
 40028a4:	18c00044 	addi	r3,r3,1
 40028a8:	293ffb36 	bltu	r5,r4,4002898 <___vfprintf_internal_r+0x1b74>
 40028ac:	1987c83a 	sub	r3,r3,r6
 40028b0:	00800044 	movi	r2,1
 40028b4:	d8c14815 	stw	r3,1312(sp)
 40028b8:	90cf883a 	add	r7,r18,r3
 40028bc:	1480960e 	bge	r2,r18,4002b18 <___vfprintf_internal_r+0x1df4>
 40028c0:	39c00044 	addi	r7,r7,1
 40028c4:	d9c14515 	stw	r7,1300(sp)
 40028c8:	38003416 	blt	r7,zero,400299c <___vfprintf_internal_r+0x1c78>
 40028cc:	e0803fcc 	andi	r2,fp,255
 40028d0:	1080201c 	xori	r2,r2,128
 40028d4:	10bfe004 	addi	r2,r2,-128
 40028d8:	10004e26 	beq	r2,zero,4002a14 <___vfprintf_internal_r+0x1cf0>
 40028dc:	00800b44 	movi	r2,45
 40028e0:	dc814715 	stw	r18,1308(sp)
 40028e4:	d8014615 	stw	zero,1304(sp)
 40028e8:	d8800405 	stb	r2,16(sp)
 40028ec:	003bb106 	br	40017b4 <___vfprintf_internal_r+0xa90>
 40028f0:	00800b44 	movi	r2,45
 40028f4:	d8800405 	stb	r2,16(sp)
 40028f8:	003d3306 	br	4001dc8 <___vfprintf_internal_r+0x10a4>
 40028fc:	d9014f17 	ldw	r4,1340(sp)
 4002900:	b00b883a 	mov	r5,r22
 4002904:	d9800c04 	addi	r6,sp,48
 4002908:	4000ccc0 	call	4000ccc <__sprint_r>
 400290c:	103abd1e 	bne	r2,zero,4001404 <___vfprintf_internal_r+0x6e0>
 4002910:	003abb06 	br	4001400 <___vfprintf_internal_r+0x6dc>
 4002914:	38800017 	ldw	r2,0(r7)
 4002918:	39c00104 	addi	r7,r7,4
 400291c:	d9c14015 	stw	r7,1280(sp)
 4002920:	d9414b17 	ldw	r5,1324(sp)
 4002924:	d9c14017 	ldw	r7,1280(sp)
 4002928:	11400015 	stw	r5,0(r2)
 400292c:	00395906 	br	4000e94 <___vfprintf_internal_r+0x170>
 4002930:	980f883a 	mov	r7,r19
 4002934:	dcc14515 	stw	r19,1300(sp)
 4002938:	d8014615 	stw	zero,1304(sp)
 400293c:	003b9b06 	br	40017ac <___vfprintf_internal_r+0xa88>
 4002940:	0027883a 	mov	r19,zero
 4002944:	00397806 	br	4000f28 <___vfprintf_internal_r+0x204>
 4002948:	00c10074 	movhi	r3,1025
 400294c:	18fbcb04 	addi	r3,r3,-4308
 4002950:	100f883a 	mov	r7,r2
 4002954:	d8814515 	stw	r2,1300(sp)
 4002958:	d8c14115 	stw	r3,1284(sp)
 400295c:	0039e006 	br	40010e0 <___vfprintf_internal_r+0x3bc>
 4002960:	00810074 	movhi	r2,1025
 4002964:	10bbca04 	addi	r2,r2,-4312
 4002968:	d8814115 	stw	r2,1284(sp)
 400296c:	003d1c06 	br	4001de0 <___vfprintf_internal_r+0x10bc>
 4002970:	d9414d17 	ldw	r5,1332(sp)
 4002974:	00801984 	movi	r2,102
 4002978:	28804926 	beq	r5,r2,4002aa0 <___vfprintf_internal_r+0x1d7c>
 400297c:	200f883a 	mov	r7,r4
 4002980:	24805716 	blt	r4,r18,4002ae0 <___vfprintf_internal_r+0x1dbc>
 4002984:	d9414c17 	ldw	r5,1328(sp)
 4002988:	2880004c 	andi	r2,r5,1
 400298c:	10000126 	beq	r2,zero,4002994 <___vfprintf_internal_r+0x1c70>
 4002990:	21c00044 	addi	r7,r4,1
 4002994:	d9c14515 	stw	r7,1300(sp)
 4002998:	383fcc0e 	bge	r7,zero,40028cc <___vfprintf_internal_r+0x1ba8>
 400299c:	d8014515 	stw	zero,1300(sp)
 40029a0:	003fca06 	br	40028cc <___vfprintf_internal_r+0x1ba8>
 40029a4:	d9000517 	ldw	r4,20(sp)
 40029a8:	00bfff04 	movi	r2,-4
 40029ac:	1100480e 	bge	r2,r4,4002ad0 <___vfprintf_internal_r+0x1dac>
 40029b0:	99004716 	blt	r19,r4,4002ad0 <___vfprintf_internal_r+0x1dac>
 40029b4:	d8c14d15 	stw	r3,1332(sp)
 40029b8:	003ff006 	br	400297c <___vfprintf_internal_r+0x1c58>
 40029bc:	d8800717 	ldw	r2,28(sp)
 40029c0:	14bf8b2e 	bgeu	r2,r18,40027f0 <___vfprintf_internal_r+0x1acc>
 40029c4:	9007883a 	mov	r3,r18
 40029c8:	01000c04 	movi	r4,48
 40029cc:	11000005 	stb	r4,0(r2)
 40029d0:	10800044 	addi	r2,r2,1
 40029d4:	d8800715 	stw	r2,28(sp)
 40029d8:	18bffc1e 	bne	r3,r2,40029cc <___vfprintf_internal_r+0x1ca8>
 40029dc:	003f8406 	br	40027f0 <___vfprintf_internal_r+0x1acc>
 40029e0:	d8814117 	ldw	r2,1284(sp)
 40029e4:	10c00007 	ldb	r3,0(r2)
 40029e8:	00800c04 	movi	r2,48
 40029ec:	18805b26 	beq	r3,r2,4002b5c <___vfprintf_internal_r+0x1e38>
 40029f0:	d9000517 	ldw	r4,20(sp)
 40029f4:	9125883a 	add	r18,r18,r4
 40029f8:	003f7506 	br	40027d0 <___vfprintf_internal_r+0x1aac>
 40029fc:	d9014c17 	ldw	r4,1328(sp)
 4002a00:	2080004c 	andi	r2,r4,1
 4002a04:	1005003a 	cmpeq	r2,r2,zero
 4002a08:	103f6a26 	beq	r2,zero,40027b4 <___vfprintf_internal_r+0x1a90>
 4002a0c:	d8800717 	ldw	r2,28(sp)
 4002a10:	003f7706 	br	40027f0 <___vfprintf_internal_r+0x1acc>
 4002a14:	d9c14515 	stw	r7,1300(sp)
 4002a18:	38004d16 	blt	r7,zero,4002b50 <___vfprintf_internal_r+0x1e2c>
 4002a1c:	dc814715 	stw	r18,1308(sp)
 4002a20:	d8014615 	stw	zero,1304(sp)
 4002a24:	003b6106 	br	40017ac <___vfprintf_internal_r+0xa88>
 4002a28:	d9014f17 	ldw	r4,1340(sp)
 4002a2c:	d8800504 	addi	r2,sp,20
 4002a30:	d8800115 	stw	r2,4(sp)
 4002a34:	d8c00604 	addi	r3,sp,24
 4002a38:	d8800704 	addi	r2,sp,28
 4002a3c:	800b883a 	mov	r5,r16
 4002a40:	880d883a 	mov	r6,r17
 4002a44:	01c000c4 	movi	r7,3
 4002a48:	d8c00215 	stw	r3,8(sp)
 4002a4c:	d8800315 	stw	r2,12(sp)
 4002a50:	dcc00015 	stw	r19,0(sp)
 4002a54:	9829883a 	mov	r20,r19
 4002a58:	4002f480 	call	4002f48 <_dtoa_r>
 4002a5c:	d8814115 	stw	r2,1284(sp)
 4002a60:	003f5106 	br	40027a8 <___vfprintf_internal_r+0x1a84>
 4002a64:	d8c14217 	ldw	r3,1288(sp)
 4002a68:	d9014317 	ldw	r4,1292(sp)
 4002a6c:	07000b44 	movi	fp,45
 4002a70:	1821883a 	mov	r16,r3
 4002a74:	2460003c 	xorhi	r17,r4,32768
 4002a78:	003f3106 	br	4002740 <___vfprintf_internal_r+0x1a1c>
 4002a7c:	9d000044 	addi	r20,r19,1
 4002a80:	003f3906 	br	4002768 <___vfprintf_internal_r+0x1a44>
 4002a84:	983f251e 	bne	r19,zero,400271c <___vfprintf_internal_r+0x19f8>
 4002a88:	04c00044 	movi	r19,1
 4002a8c:	003f2306 	br	400271c <___vfprintf_internal_r+0x19f8>
 4002a90:	04c00184 	movi	r19,6
 4002a94:	003f2106 	br	400271c <___vfprintf_internal_r+0x19f8>
 4002a98:	d8014515 	stw	zero,1300(sp)
 4002a9c:	003eee06 	br	4002658 <___vfprintf_internal_r+0x1934>
 4002aa0:	200f883a 	mov	r7,r4
 4002aa4:	0100370e 	bge	zero,r4,4002b84 <___vfprintf_internal_r+0x1e60>
 4002aa8:	9800031e 	bne	r19,zero,4002ab8 <___vfprintf_internal_r+0x1d94>
 4002aac:	d9814c17 	ldw	r6,1328(sp)
 4002ab0:	3080004c 	andi	r2,r6,1
 4002ab4:	103fb726 	beq	r2,zero,4002994 <___vfprintf_internal_r+0x1c70>
 4002ab8:	20800044 	addi	r2,r4,1
 4002abc:	98a7883a 	add	r19,r19,r2
 4002ac0:	dcc14515 	stw	r19,1300(sp)
 4002ac4:	980f883a 	mov	r7,r19
 4002ac8:	983f800e 	bge	r19,zero,40028cc <___vfprintf_internal_r+0x1ba8>
 4002acc:	003fb306 	br	400299c <___vfprintf_internal_r+0x1c78>
 4002ad0:	d9814d17 	ldw	r6,1332(sp)
 4002ad4:	31bfff84 	addi	r6,r6,-2
 4002ad8:	d9814d15 	stw	r6,1332(sp)
 4002adc:	003f4c06 	br	4002810 <___vfprintf_internal_r+0x1aec>
 4002ae0:	0100180e 	bge	zero,r4,4002b44 <___vfprintf_internal_r+0x1e20>
 4002ae4:	00800044 	movi	r2,1
 4002ae8:	1485883a 	add	r2,r2,r18
 4002aec:	d8814515 	stw	r2,1300(sp)
 4002af0:	100f883a 	mov	r7,r2
 4002af4:	103f750e 	bge	r2,zero,40028cc <___vfprintf_internal_r+0x1ba8>
 4002af8:	003fa806 	br	400299c <___vfprintf_internal_r+0x1c78>
 4002afc:	80c00c04 	addi	r3,r16,48
 4002b00:	00800c04 	movi	r2,48
 4002b04:	d8c008c5 	stb	r3,35(sp)
 4002b08:	d9800804 	addi	r6,sp,32
 4002b0c:	d8c00904 	addi	r3,sp,36
 4002b10:	d8800885 	stb	r2,34(sp)
 4002b14:	003f6506 	br	40028ac <___vfprintf_internal_r+0x1b88>
 4002b18:	d9014c17 	ldw	r4,1328(sp)
 4002b1c:	2084703a 	and	r2,r4,r2
 4002b20:	103f9c26 	beq	r2,zero,4002994 <___vfprintf_internal_r+0x1c70>
 4002b24:	003f6606 	br	40028c0 <___vfprintf_internal_r+0x1b9c>
 4002b28:	d9800804 	addi	r6,sp,32
 4002b2c:	d8c00884 	addi	r3,sp,34
 4002b30:	003f5e06 	br	40028ac <___vfprintf_internal_r+0x1b88>
 4002b34:	00800b44 	movi	r2,45
 4002b38:	0121c83a 	sub	r16,zero,r4
 4002b3c:	d8800845 	stb	r2,33(sp)
 4002b40:	003f3d06 	br	4002838 <___vfprintf_internal_r+0x1b14>
 4002b44:	00800084 	movi	r2,2
 4002b48:	1105c83a 	sub	r2,r2,r4
 4002b4c:	003fe606 	br	4002ae8 <___vfprintf_internal_r+0x1dc4>
 4002b50:	d8014515 	stw	zero,1300(sp)
 4002b54:	dc814715 	stw	r18,1308(sp)
 4002b58:	003fb106 	br	4002a20 <___vfprintf_internal_r+0x1cfc>
 4002b5c:	000d883a 	mov	r6,zero
 4002b60:	000f883a 	mov	r7,zero
 4002b64:	8009883a 	mov	r4,r16
 4002b68:	880b883a 	mov	r5,r17
 4002b6c:	40098ac0 	call	40098ac <__nedf2>
 4002b70:	103f9f26 	beq	r2,zero,40029f0 <___vfprintf_internal_r+0x1ccc>
 4002b74:	00800044 	movi	r2,1
 4002b78:	1509c83a 	sub	r4,r2,r20
 4002b7c:	d9000515 	stw	r4,20(sp)
 4002b80:	003f9b06 	br	40029f0 <___vfprintf_internal_r+0x1ccc>
 4002b84:	98000d1e 	bne	r19,zero,4002bbc <___vfprintf_internal_r+0x1e98>
 4002b88:	d8c14c17 	ldw	r3,1328(sp)
 4002b8c:	1880004c 	andi	r2,r3,1
 4002b90:	10000a1e 	bne	r2,zero,4002bbc <___vfprintf_internal_r+0x1e98>
 4002b94:	01000044 	movi	r4,1
 4002b98:	200f883a 	mov	r7,r4
 4002b9c:	d9014515 	stw	r4,1300(sp)
 4002ba0:	003f4a06 	br	40028cc <___vfprintf_internal_r+0x1ba8>
 4002ba4:	3cc00017 	ldw	r19,0(r7)
 4002ba8:	39c00104 	addi	r7,r7,4
 4002bac:	983d0e0e 	bge	r19,zero,4001fe8 <___vfprintf_internal_r+0x12c4>
 4002bb0:	b8c00007 	ldb	r3,0(r23)
 4002bb4:	04ffffc4 	movi	r19,-1
 4002bb8:	0038d906 	br	4000f20 <___vfprintf_internal_r+0x1fc>
 4002bbc:	9cc00084 	addi	r19,r19,2
 4002bc0:	dcc14515 	stw	r19,1300(sp)
 4002bc4:	980f883a 	mov	r7,r19
 4002bc8:	983f400e 	bge	r19,zero,40028cc <___vfprintf_internal_r+0x1ba8>
 4002bcc:	003f7306 	br	400299c <___vfprintf_internal_r+0x1c78>

04002bd0 <__vfprintf_internal>:
 4002bd0:	00810074 	movhi	r2,1025
 4002bd4:	10838704 	addi	r2,r2,3612
 4002bd8:	2013883a 	mov	r9,r4
 4002bdc:	11000017 	ldw	r4,0(r2)
 4002be0:	2805883a 	mov	r2,r5
 4002be4:	300f883a 	mov	r7,r6
 4002be8:	480b883a 	mov	r5,r9
 4002bec:	100d883a 	mov	r6,r2
 4002bf0:	4000d241 	jmpi	4000d24 <___vfprintf_internal_r>

04002bf4 <__swsetup_r>:
 4002bf4:	00810074 	movhi	r2,1025
 4002bf8:	10838704 	addi	r2,r2,3612
 4002bfc:	10c00017 	ldw	r3,0(r2)
 4002c00:	defffd04 	addi	sp,sp,-12
 4002c04:	dc400115 	stw	r17,4(sp)
 4002c08:	dc000015 	stw	r16,0(sp)
 4002c0c:	dfc00215 	stw	ra,8(sp)
 4002c10:	2023883a 	mov	r17,r4
 4002c14:	2821883a 	mov	r16,r5
 4002c18:	18000226 	beq	r3,zero,4002c24 <__swsetup_r+0x30>
 4002c1c:	18800e17 	ldw	r2,56(r3)
 4002c20:	10001f26 	beq	r2,zero,4002ca0 <__swsetup_r+0xac>
 4002c24:	8100030b 	ldhu	r4,12(r16)
 4002c28:	2080020c 	andi	r2,r4,8
 4002c2c:	10002826 	beq	r2,zero,4002cd0 <__swsetup_r+0xdc>
 4002c30:	81400417 	ldw	r5,16(r16)
 4002c34:	28001d26 	beq	r5,zero,4002cac <__swsetup_r+0xb8>
 4002c38:	2080004c 	andi	r2,r4,1
 4002c3c:	1005003a 	cmpeq	r2,r2,zero
 4002c40:	10000b26 	beq	r2,zero,4002c70 <__swsetup_r+0x7c>
 4002c44:	2080008c 	andi	r2,r4,2
 4002c48:	10001226 	beq	r2,zero,4002c94 <__swsetup_r+0xa0>
 4002c4c:	0005883a 	mov	r2,zero
 4002c50:	80800215 	stw	r2,8(r16)
 4002c54:	28000b26 	beq	r5,zero,4002c84 <__swsetup_r+0x90>
 4002c58:	0005883a 	mov	r2,zero
 4002c5c:	dfc00217 	ldw	ra,8(sp)
 4002c60:	dc400117 	ldw	r17,4(sp)
 4002c64:	dc000017 	ldw	r16,0(sp)
 4002c68:	dec00304 	addi	sp,sp,12
 4002c6c:	f800283a 	ret
 4002c70:	80800517 	ldw	r2,20(r16)
 4002c74:	80000215 	stw	zero,8(r16)
 4002c78:	0085c83a 	sub	r2,zero,r2
 4002c7c:	80800615 	stw	r2,24(r16)
 4002c80:	283ff51e 	bne	r5,zero,4002c58 <__swsetup_r+0x64>
 4002c84:	2080200c 	andi	r2,r4,128
 4002c88:	103ff326 	beq	r2,zero,4002c58 <__swsetup_r+0x64>
 4002c8c:	00bfffc4 	movi	r2,-1
 4002c90:	003ff206 	br	4002c5c <__swsetup_r+0x68>
 4002c94:	80800517 	ldw	r2,20(r16)
 4002c98:	80800215 	stw	r2,8(r16)
 4002c9c:	003fed06 	br	4002c54 <__swsetup_r+0x60>
 4002ca0:	1809883a 	mov	r4,r3
 4002ca4:	40047940 	call	4004794 <__sinit>
 4002ca8:	003fde06 	br	4002c24 <__swsetup_r+0x30>
 4002cac:	20c0a00c 	andi	r3,r4,640
 4002cb0:	00808004 	movi	r2,512
 4002cb4:	18bfe026 	beq	r3,r2,4002c38 <__swsetup_r+0x44>
 4002cb8:	8809883a 	mov	r4,r17
 4002cbc:	800b883a 	mov	r5,r16
 4002cc0:	400550c0 	call	400550c <__smakebuf_r>
 4002cc4:	8100030b 	ldhu	r4,12(r16)
 4002cc8:	81400417 	ldw	r5,16(r16)
 4002ccc:	003fda06 	br	4002c38 <__swsetup_r+0x44>
 4002cd0:	2080040c 	andi	r2,r4,16
 4002cd4:	103fed26 	beq	r2,zero,4002c8c <__swsetup_r+0x98>
 4002cd8:	2080010c 	andi	r2,r4,4
 4002cdc:	10001226 	beq	r2,zero,4002d28 <__swsetup_r+0x134>
 4002ce0:	81400c17 	ldw	r5,48(r16)
 4002ce4:	28000526 	beq	r5,zero,4002cfc <__swsetup_r+0x108>
 4002ce8:	80801004 	addi	r2,r16,64
 4002cec:	28800226 	beq	r5,r2,4002cf8 <__swsetup_r+0x104>
 4002cf0:	8809883a 	mov	r4,r17
 4002cf4:	4004b180 	call	4004b18 <_free_r>
 4002cf8:	80000c15 	stw	zero,48(r16)
 4002cfc:	8080030b 	ldhu	r2,12(r16)
 4002d00:	81400417 	ldw	r5,16(r16)
 4002d04:	80000115 	stw	zero,4(r16)
 4002d08:	10bff6cc 	andi	r2,r2,65499
 4002d0c:	8080030d 	sth	r2,12(r16)
 4002d10:	81400015 	stw	r5,0(r16)
 4002d14:	8080030b 	ldhu	r2,12(r16)
 4002d18:	10800214 	ori	r2,r2,8
 4002d1c:	113fffcc 	andi	r4,r2,65535
 4002d20:	8080030d 	sth	r2,12(r16)
 4002d24:	003fc306 	br	4002c34 <__swsetup_r+0x40>
 4002d28:	81400417 	ldw	r5,16(r16)
 4002d2c:	003ff906 	br	4002d14 <__swsetup_r+0x120>

04002d30 <quorem>:
 4002d30:	28c00417 	ldw	r3,16(r5)
 4002d34:	20800417 	ldw	r2,16(r4)
 4002d38:	defff604 	addi	sp,sp,-40
 4002d3c:	ddc00715 	stw	r23,28(sp)
 4002d40:	dd400515 	stw	r21,20(sp)
 4002d44:	dfc00915 	stw	ra,36(sp)
 4002d48:	df000815 	stw	fp,32(sp)
 4002d4c:	dd800615 	stw	r22,24(sp)
 4002d50:	dd000415 	stw	r20,16(sp)
 4002d54:	dcc00315 	stw	r19,12(sp)
 4002d58:	dc800215 	stw	r18,8(sp)
 4002d5c:	dc400115 	stw	r17,4(sp)
 4002d60:	dc000015 	stw	r16,0(sp)
 4002d64:	202f883a 	mov	r23,r4
 4002d68:	282b883a 	mov	r21,r5
 4002d6c:	10c07416 	blt	r2,r3,4002f40 <quorem+0x210>
 4002d70:	1c7fffc4 	addi	r17,r3,-1
 4002d74:	8c45883a 	add	r2,r17,r17
 4002d78:	1085883a 	add	r2,r2,r2
 4002d7c:	2c000504 	addi	r16,r5,20
 4002d80:	24c00504 	addi	r19,r4,20
 4002d84:	14ed883a 	add	r22,r2,r19
 4002d88:	80a5883a 	add	r18,r16,r2
 4002d8c:	b7000017 	ldw	fp,0(r22)
 4002d90:	91400017 	ldw	r5,0(r18)
 4002d94:	e009883a 	mov	r4,fp
 4002d98:	29400044 	addi	r5,r5,1
 4002d9c:	4009f6c0 	call	4009f6c <__udivsi3>
 4002da0:	1029883a 	mov	r20,r2
 4002da4:	10003c1e 	bne	r2,zero,4002e98 <quorem+0x168>
 4002da8:	a80b883a 	mov	r5,r21
 4002dac:	b809883a 	mov	r4,r23
 4002db0:	40062380 	call	4006238 <__mcmp>
 4002db4:	10002b16 	blt	r2,zero,4002e64 <quorem+0x134>
 4002db8:	a5000044 	addi	r20,r20,1
 4002dbc:	980f883a 	mov	r7,r19
 4002dc0:	0011883a 	mov	r8,zero
 4002dc4:	0009883a 	mov	r4,zero
 4002dc8:	81400017 	ldw	r5,0(r16)
 4002dcc:	38c00017 	ldw	r3,0(r7)
 4002dd0:	84000104 	addi	r16,r16,4
 4002dd4:	28bfffcc 	andi	r2,r5,65535
 4002dd8:	2085883a 	add	r2,r4,r2
 4002ddc:	11bfffcc 	andi	r6,r2,65535
 4002de0:	193fffcc 	andi	r4,r3,65535
 4002de4:	1004d43a 	srli	r2,r2,16
 4002de8:	280ad43a 	srli	r5,r5,16
 4002dec:	2189c83a 	sub	r4,r4,r6
 4002df0:	2209883a 	add	r4,r4,r8
 4002df4:	1806d43a 	srli	r3,r3,16
 4002df8:	288b883a 	add	r5,r5,r2
 4002dfc:	200dd43a 	srai	r6,r4,16
 4002e00:	28bfffcc 	andi	r2,r5,65535
 4002e04:	1887c83a 	sub	r3,r3,r2
 4002e08:	1987883a 	add	r3,r3,r6
 4002e0c:	3900000d 	sth	r4,0(r7)
 4002e10:	38c0008d 	sth	r3,2(r7)
 4002e14:	2808d43a 	srli	r4,r5,16
 4002e18:	39c00104 	addi	r7,r7,4
 4002e1c:	1811d43a 	srai	r8,r3,16
 4002e20:	943fe92e 	bgeu	r18,r16,4002dc8 <quorem+0x98>
 4002e24:	8c45883a 	add	r2,r17,r17
 4002e28:	1085883a 	add	r2,r2,r2
 4002e2c:	9885883a 	add	r2,r19,r2
 4002e30:	10c00017 	ldw	r3,0(r2)
 4002e34:	18000b1e 	bne	r3,zero,4002e64 <quorem+0x134>
 4002e38:	113fff04 	addi	r4,r2,-4
 4002e3c:	9900082e 	bgeu	r19,r4,4002e60 <quorem+0x130>
 4002e40:	10bfff17 	ldw	r2,-4(r2)
 4002e44:	10000326 	beq	r2,zero,4002e54 <quorem+0x124>
 4002e48:	00000506 	br	4002e60 <quorem+0x130>
 4002e4c:	20800017 	ldw	r2,0(r4)
 4002e50:	1000031e 	bne	r2,zero,4002e60 <quorem+0x130>
 4002e54:	213fff04 	addi	r4,r4,-4
 4002e58:	8c7fffc4 	addi	r17,r17,-1
 4002e5c:	993ffb36 	bltu	r19,r4,4002e4c <quorem+0x11c>
 4002e60:	bc400415 	stw	r17,16(r23)
 4002e64:	a005883a 	mov	r2,r20
 4002e68:	dfc00917 	ldw	ra,36(sp)
 4002e6c:	df000817 	ldw	fp,32(sp)
 4002e70:	ddc00717 	ldw	r23,28(sp)
 4002e74:	dd800617 	ldw	r22,24(sp)
 4002e78:	dd400517 	ldw	r21,20(sp)
 4002e7c:	dd000417 	ldw	r20,16(sp)
 4002e80:	dcc00317 	ldw	r19,12(sp)
 4002e84:	dc800217 	ldw	r18,8(sp)
 4002e88:	dc400117 	ldw	r17,4(sp)
 4002e8c:	dc000017 	ldw	r16,0(sp)
 4002e90:	dec00a04 	addi	sp,sp,40
 4002e94:	f800283a 	ret
 4002e98:	980f883a 	mov	r7,r19
 4002e9c:	8011883a 	mov	r8,r16
 4002ea0:	0013883a 	mov	r9,zero
 4002ea4:	000d883a 	mov	r6,zero
 4002ea8:	40c00017 	ldw	r3,0(r8)
 4002eac:	39000017 	ldw	r4,0(r7)
 4002eb0:	42000104 	addi	r8,r8,4
 4002eb4:	18bfffcc 	andi	r2,r3,65535
 4002eb8:	a085383a 	mul	r2,r20,r2
 4002ebc:	1806d43a 	srli	r3,r3,16
 4002ec0:	217fffcc 	andi	r5,r4,65535
 4002ec4:	3085883a 	add	r2,r6,r2
 4002ec8:	11bfffcc 	andi	r6,r2,65535
 4002ecc:	a0c7383a 	mul	r3,r20,r3
 4002ed0:	1004d43a 	srli	r2,r2,16
 4002ed4:	298bc83a 	sub	r5,r5,r6
 4002ed8:	2a4b883a 	add	r5,r5,r9
 4002edc:	2008d43a 	srli	r4,r4,16
 4002ee0:	1887883a 	add	r3,r3,r2
 4002ee4:	280dd43a 	srai	r6,r5,16
 4002ee8:	18bfffcc 	andi	r2,r3,65535
 4002eec:	2089c83a 	sub	r4,r4,r2
 4002ef0:	2189883a 	add	r4,r4,r6
 4002ef4:	3900008d 	sth	r4,2(r7)
 4002ef8:	3940000d 	sth	r5,0(r7)
 4002efc:	180cd43a 	srli	r6,r3,16
 4002f00:	39c00104 	addi	r7,r7,4
 4002f04:	2013d43a 	srai	r9,r4,16
 4002f08:	923fe72e 	bgeu	r18,r8,4002ea8 <quorem+0x178>
 4002f0c:	e03fa61e 	bne	fp,zero,4002da8 <quorem+0x78>
 4002f10:	b0ffff04 	addi	r3,r22,-4
 4002f14:	98c0082e 	bgeu	r19,r3,4002f38 <quorem+0x208>
 4002f18:	b0bfff17 	ldw	r2,-4(r22)
 4002f1c:	10000326 	beq	r2,zero,4002f2c <quorem+0x1fc>
 4002f20:	00000506 	br	4002f38 <quorem+0x208>
 4002f24:	18800017 	ldw	r2,0(r3)
 4002f28:	1000031e 	bne	r2,zero,4002f38 <quorem+0x208>
 4002f2c:	18ffff04 	addi	r3,r3,-4
 4002f30:	8c7fffc4 	addi	r17,r17,-1
 4002f34:	98fffb36 	bltu	r19,r3,4002f24 <quorem+0x1f4>
 4002f38:	bc400415 	stw	r17,16(r23)
 4002f3c:	003f9a06 	br	4002da8 <quorem+0x78>
 4002f40:	0005883a 	mov	r2,zero
 4002f44:	003fc806 	br	4002e68 <quorem+0x138>

04002f48 <_dtoa_r>:
 4002f48:	22001017 	ldw	r8,64(r4)
 4002f4c:	deffda04 	addi	sp,sp,-152
 4002f50:	dd402115 	stw	r21,132(sp)
 4002f54:	dd002015 	stw	r20,128(sp)
 4002f58:	dc801e15 	stw	r18,120(sp)
 4002f5c:	dc401d15 	stw	r17,116(sp)
 4002f60:	dfc02515 	stw	ra,148(sp)
 4002f64:	df002415 	stw	fp,144(sp)
 4002f68:	ddc02315 	stw	r23,140(sp)
 4002f6c:	dd802215 	stw	r22,136(sp)
 4002f70:	dcc01f15 	stw	r19,124(sp)
 4002f74:	dc001c15 	stw	r16,112(sp)
 4002f78:	d9001615 	stw	r4,88(sp)
 4002f7c:	3023883a 	mov	r17,r6
 4002f80:	2829883a 	mov	r20,r5
 4002f84:	d9c01715 	stw	r7,92(sp)
 4002f88:	dc802817 	ldw	r18,160(sp)
 4002f8c:	302b883a 	mov	r21,r6
 4002f90:	40000a26 	beq	r8,zero,4002fbc <_dtoa_r+0x74>
 4002f94:	20801117 	ldw	r2,68(r4)
 4002f98:	400b883a 	mov	r5,r8
 4002f9c:	40800115 	stw	r2,4(r8)
 4002fa0:	20c01117 	ldw	r3,68(r4)
 4002fa4:	00800044 	movi	r2,1
 4002fa8:	10c4983a 	sll	r2,r2,r3
 4002fac:	40800215 	stw	r2,8(r8)
 4002fb0:	40060dc0 	call	40060dc <_Bfree>
 4002fb4:	d8c01617 	ldw	r3,88(sp)
 4002fb8:	18001015 	stw	zero,64(r3)
 4002fbc:	8800a316 	blt	r17,zero,400324c <_dtoa_r+0x304>
 4002fc0:	90000015 	stw	zero,0(r18)
 4002fc4:	a8dffc2c 	andhi	r3,r21,32752
 4002fc8:	009ffc34 	movhi	r2,32752
 4002fcc:	18809126 	beq	r3,r2,4003214 <_dtoa_r+0x2cc>
 4002fd0:	000d883a 	mov	r6,zero
 4002fd4:	000f883a 	mov	r7,zero
 4002fd8:	a009883a 	mov	r4,r20
 4002fdc:	a80b883a 	mov	r5,r21
 4002fe0:	dd001215 	stw	r20,72(sp)
 4002fe4:	dd401315 	stw	r21,76(sp)
 4002fe8:	40098ac0 	call	40098ac <__nedf2>
 4002fec:	1000171e 	bne	r2,zero,400304c <_dtoa_r+0x104>
 4002ff0:	d9802717 	ldw	r6,156(sp)
 4002ff4:	00800044 	movi	r2,1
 4002ff8:	30800015 	stw	r2,0(r6)
 4002ffc:	d8802917 	ldw	r2,164(sp)
 4003000:	10029b26 	beq	r2,zero,4003a70 <_dtoa_r+0xb28>
 4003004:	d9002917 	ldw	r4,164(sp)
 4003008:	00810074 	movhi	r2,1025
 400300c:	10bbd944 	addi	r2,r2,-4251
 4003010:	10ffffc4 	addi	r3,r2,-1
 4003014:	20800015 	stw	r2,0(r4)
 4003018:	1805883a 	mov	r2,r3
 400301c:	dfc02517 	ldw	ra,148(sp)
 4003020:	df002417 	ldw	fp,144(sp)
 4003024:	ddc02317 	ldw	r23,140(sp)
 4003028:	dd802217 	ldw	r22,136(sp)
 400302c:	dd402117 	ldw	r21,132(sp)
 4003030:	dd002017 	ldw	r20,128(sp)
 4003034:	dcc01f17 	ldw	r19,124(sp)
 4003038:	dc801e17 	ldw	r18,120(sp)
 400303c:	dc401d17 	ldw	r17,116(sp)
 4003040:	dc001c17 	ldw	r16,112(sp)
 4003044:	dec02604 	addi	sp,sp,152
 4003048:	f800283a 	ret
 400304c:	d9001617 	ldw	r4,88(sp)
 4003050:	d9401217 	ldw	r5,72(sp)
 4003054:	d8800104 	addi	r2,sp,4
 4003058:	a80d883a 	mov	r6,r21
 400305c:	d9c00204 	addi	r7,sp,8
 4003060:	d8800015 	stw	r2,0(sp)
 4003064:	40067180 	call	4006718 <__d2b>
 4003068:	d8800715 	stw	r2,28(sp)
 400306c:	a804d53a 	srli	r2,r21,20
 4003070:	1101ffcc 	andi	r4,r2,2047
 4003074:	20008626 	beq	r4,zero,4003290 <_dtoa_r+0x348>
 4003078:	d8c01217 	ldw	r3,72(sp)
 400307c:	00800434 	movhi	r2,16
 4003080:	10bfffc4 	addi	r2,r2,-1
 4003084:	ddc00117 	ldw	r23,4(sp)
 4003088:	a884703a 	and	r2,r21,r2
 400308c:	1811883a 	mov	r8,r3
 4003090:	124ffc34 	orhi	r9,r2,16368
 4003094:	25bf0044 	addi	r22,r4,-1023
 4003098:	d8000815 	stw	zero,32(sp)
 400309c:	0005883a 	mov	r2,zero
 40030a0:	00cffe34 	movhi	r3,16376
 40030a4:	480b883a 	mov	r5,r9
 40030a8:	4009883a 	mov	r4,r8
 40030ac:	180f883a 	mov	r7,r3
 40030b0:	100d883a 	mov	r6,r2
 40030b4:	40091140 	call	4009114 <__subdf3>
 40030b8:	0218dbf4 	movhi	r8,25455
 40030bc:	4210d844 	addi	r8,r8,17249
 40030c0:	024ff4f4 	movhi	r9,16339
 40030c4:	4a61e9c4 	addi	r9,r9,-30809
 40030c8:	480f883a 	mov	r7,r9
 40030cc:	400d883a 	mov	r6,r8
 40030d0:	180b883a 	mov	r5,r3
 40030d4:	1009883a 	mov	r4,r2
 40030d8:	40092080 	call	4009208 <__muldf3>
 40030dc:	0222d874 	movhi	r8,35681
 40030e0:	42322cc4 	addi	r8,r8,-14157
 40030e4:	024ff1f4 	movhi	r9,16327
 40030e8:	4a628a04 	addi	r9,r9,-30168
 40030ec:	480f883a 	mov	r7,r9
 40030f0:	400d883a 	mov	r6,r8
 40030f4:	180b883a 	mov	r5,r3
 40030f8:	1009883a 	mov	r4,r2
 40030fc:	40091940 	call	4009194 <__adddf3>
 4003100:	b009883a 	mov	r4,r22
 4003104:	1021883a 	mov	r16,r2
 4003108:	1823883a 	mov	r17,r3
 400310c:	4009acc0 	call	4009acc <__floatsidf>
 4003110:	021427f4 	movhi	r8,20639
 4003114:	421e7ec4 	addi	r8,r8,31227
 4003118:	024ff4f4 	movhi	r9,16339
 400311c:	4a5104c4 	addi	r9,r9,17427
 4003120:	480f883a 	mov	r7,r9
 4003124:	400d883a 	mov	r6,r8
 4003128:	180b883a 	mov	r5,r3
 400312c:	1009883a 	mov	r4,r2
 4003130:	40092080 	call	4009208 <__muldf3>
 4003134:	180f883a 	mov	r7,r3
 4003138:	880b883a 	mov	r5,r17
 400313c:	100d883a 	mov	r6,r2
 4003140:	8009883a 	mov	r4,r16
 4003144:	40091940 	call	4009194 <__adddf3>
 4003148:	1009883a 	mov	r4,r2
 400314c:	180b883a 	mov	r5,r3
 4003150:	1021883a 	mov	r16,r2
 4003154:	1823883a 	mov	r17,r3
 4003158:	4009bc40 	call	4009bc4 <__fixdfsi>
 400315c:	000d883a 	mov	r6,zero
 4003160:	000f883a 	mov	r7,zero
 4003164:	8009883a 	mov	r4,r16
 4003168:	880b883a 	mov	r5,r17
 400316c:	d8800d15 	stw	r2,52(sp)
 4003170:	4009a440 	call	4009a44 <__ltdf2>
 4003174:	10031716 	blt	r2,zero,4003dd4 <_dtoa_r+0xe8c>
 4003178:	d8c00d17 	ldw	r3,52(sp)
 400317c:	00800584 	movi	r2,22
 4003180:	10c1482e 	bgeu	r2,r3,40036a4 <_dtoa_r+0x75c>
 4003184:	01000044 	movi	r4,1
 4003188:	d9000c15 	stw	r4,48(sp)
 400318c:	bd85c83a 	sub	r2,r23,r22
 4003190:	11bfffc4 	addi	r6,r2,-1
 4003194:	30030b16 	blt	r6,zero,4003dc4 <_dtoa_r+0xe7c>
 4003198:	d9800a15 	stw	r6,40(sp)
 400319c:	d8001115 	stw	zero,68(sp)
 40031a0:	d8c00d17 	ldw	r3,52(sp)
 40031a4:	1802ff16 	blt	r3,zero,4003da4 <_dtoa_r+0xe5c>
 40031a8:	d9000a17 	ldw	r4,40(sp)
 40031ac:	d8c00915 	stw	r3,36(sp)
 40031b0:	d8001015 	stw	zero,64(sp)
 40031b4:	20c9883a 	add	r4,r4,r3
 40031b8:	d9000a15 	stw	r4,40(sp)
 40031bc:	d9001717 	ldw	r4,92(sp)
 40031c0:	00800244 	movi	r2,9
 40031c4:	11004636 	bltu	r2,r4,40032e0 <_dtoa_r+0x398>
 40031c8:	00800144 	movi	r2,5
 40031cc:	11020416 	blt	r2,r4,40039e0 <_dtoa_r+0xa98>
 40031d0:	04400044 	movi	r17,1
 40031d4:	d8c01717 	ldw	r3,92(sp)
 40031d8:	00800144 	movi	r2,5
 40031dc:	10c1ed36 	bltu	r2,r3,4003994 <_dtoa_r+0xa4c>
 40031e0:	18c5883a 	add	r2,r3,r3
 40031e4:	1085883a 	add	r2,r2,r2
 40031e8:	00c10034 	movhi	r3,1024
 40031ec:	18cc7f04 	addi	r3,r3,12796
 40031f0:	10c5883a 	add	r2,r2,r3
 40031f4:	11000017 	ldw	r4,0(r2)
 40031f8:	2000683a 	jmp	r4
 40031fc:	040032e8 	cmpgeui	r16,zero,203
 4003200:	040032e8 	cmpgeui	r16,zero,203
 4003204:	04003ce8 	cmpgeui	r16,zero,243
 4003208:	04003cc0 	call	4003cc <__alt_mem_epcs_flash_controller_0+0x4003cc>
 400320c:	04003d04 	movi	r16,244
 4003210:	04003d10 	cmplti	r16,zero,244
 4003214:	d9002717 	ldw	r4,156(sp)
 4003218:	0089c3c4 	movi	r2,9999
 400321c:	20800015 	stw	r2,0(r4)
 4003220:	a0001026 	beq	r20,zero,4003264 <_dtoa_r+0x31c>
 4003224:	00c10074 	movhi	r3,1025
 4003228:	18fbe504 	addi	r3,r3,-4204
 400322c:	d9802917 	ldw	r6,164(sp)
 4003230:	303f7926 	beq	r6,zero,4003018 <_dtoa_r+0xd0>
 4003234:	188000c7 	ldb	r2,3(r3)
 4003238:	190000c4 	addi	r4,r3,3
 400323c:	1000101e 	bne	r2,zero,4003280 <_dtoa_r+0x338>
 4003240:	d8802917 	ldw	r2,164(sp)
 4003244:	11000015 	stw	r4,0(r2)
 4003248:	003f7306 	br	4003018 <_dtoa_r+0xd0>
 400324c:	00a00034 	movhi	r2,32768
 4003250:	10bfffc4 	addi	r2,r2,-1
 4003254:	00c00044 	movi	r3,1
 4003258:	88aa703a 	and	r21,r17,r2
 400325c:	90c00015 	stw	r3,0(r18)
 4003260:	003f5806 	br	4002fc4 <_dtoa_r+0x7c>
 4003264:	00800434 	movhi	r2,16
 4003268:	10bfffc4 	addi	r2,r2,-1
 400326c:	a884703a 	and	r2,r21,r2
 4003270:	103fec1e 	bne	r2,zero,4003224 <_dtoa_r+0x2dc>
 4003274:	00c10074 	movhi	r3,1025
 4003278:	18fbe204 	addi	r3,r3,-4216
 400327c:	003feb06 	br	400322c <_dtoa_r+0x2e4>
 4003280:	d8802917 	ldw	r2,164(sp)
 4003284:	19000204 	addi	r4,r3,8
 4003288:	11000015 	stw	r4,0(r2)
 400328c:	003f6206 	br	4003018 <_dtoa_r+0xd0>
 4003290:	ddc00117 	ldw	r23,4(sp)
 4003294:	d8800217 	ldw	r2,8(sp)
 4003298:	01000804 	movi	r4,32
 400329c:	b8c10c84 	addi	r3,r23,1074
 40032a0:	18a3883a 	add	r17,r3,r2
 40032a4:	2441b80e 	bge	r4,r17,4003988 <_dtoa_r+0xa40>
 40032a8:	00c01004 	movi	r3,64
 40032ac:	1c47c83a 	sub	r3,r3,r17
 40032b0:	88bff804 	addi	r2,r17,-32
 40032b4:	a8c6983a 	sll	r3,r21,r3
 40032b8:	a084d83a 	srl	r2,r20,r2
 40032bc:	1888b03a 	or	r4,r3,r2
 40032c0:	4009c9c0 	call	4009c9c <__floatunsidf>
 40032c4:	1011883a 	mov	r8,r2
 40032c8:	00bf8434 	movhi	r2,65040
 40032cc:	01000044 	movi	r4,1
 40032d0:	10d3883a 	add	r9,r2,r3
 40032d4:	8dbef344 	addi	r22,r17,-1075
 40032d8:	d9000815 	stw	r4,32(sp)
 40032dc:	003f6f06 	br	400309c <_dtoa_r+0x154>
 40032e0:	d8001715 	stw	zero,92(sp)
 40032e4:	04400044 	movi	r17,1
 40032e8:	00bfffc4 	movi	r2,-1
 40032ec:	00c00044 	movi	r3,1
 40032f0:	d8800e15 	stw	r2,56(sp)
 40032f4:	d8002615 	stw	zero,152(sp)
 40032f8:	d8800f15 	stw	r2,60(sp)
 40032fc:	d8c00b15 	stw	r3,44(sp)
 4003300:	1021883a 	mov	r16,r2
 4003304:	d8801617 	ldw	r2,88(sp)
 4003308:	10001115 	stw	zero,68(r2)
 400330c:	d8801617 	ldw	r2,88(sp)
 4003310:	11401117 	ldw	r5,68(r2)
 4003314:	1009883a 	mov	r4,r2
 4003318:	400665c0 	call	400665c <_Balloc>
 400331c:	d8c01617 	ldw	r3,88(sp)
 4003320:	d8800515 	stw	r2,20(sp)
 4003324:	18801015 	stw	r2,64(r3)
 4003328:	00800384 	movi	r2,14
 400332c:	14006836 	bltu	r2,r16,40034d0 <_dtoa_r+0x588>
 4003330:	8805003a 	cmpeq	r2,r17,zero
 4003334:	1000661e 	bne	r2,zero,40034d0 <_dtoa_r+0x588>
 4003338:	d9000d17 	ldw	r4,52(sp)
 400333c:	0102300e 	bge	zero,r4,4003c00 <_dtoa_r+0xcb8>
 4003340:	208003cc 	andi	r2,r4,15
 4003344:	100490fa 	slli	r2,r2,3
 4003348:	2025d13a 	srai	r18,r4,4
 400334c:	00c10074 	movhi	r3,1025
 4003350:	18fbf704 	addi	r3,r3,-4132
 4003354:	10c5883a 	add	r2,r2,r3
 4003358:	90c0040c 	andi	r3,r18,16
 400335c:	14000017 	ldw	r16,0(r2)
 4003360:	14400117 	ldw	r17,4(r2)
 4003364:	18036a1e 	bne	r3,zero,4004110 <_dtoa_r+0x11c8>
 4003368:	05800084 	movi	r22,2
 400336c:	90001026 	beq	r18,zero,40033b0 <_dtoa_r+0x468>
 4003370:	04c10074 	movhi	r19,1025
 4003374:	9cfc2904 	addi	r19,r19,-3932
 4003378:	9080004c 	andi	r2,r18,1
 400337c:	1005003a 	cmpeq	r2,r2,zero
 4003380:	1000081e 	bne	r2,zero,40033a4 <_dtoa_r+0x45c>
 4003384:	99800017 	ldw	r6,0(r19)
 4003388:	99c00117 	ldw	r7,4(r19)
 400338c:	880b883a 	mov	r5,r17
 4003390:	8009883a 	mov	r4,r16
 4003394:	40092080 	call	4009208 <__muldf3>
 4003398:	1021883a 	mov	r16,r2
 400339c:	b5800044 	addi	r22,r22,1
 40033a0:	1823883a 	mov	r17,r3
 40033a4:	9025d07a 	srai	r18,r18,1
 40033a8:	9cc00204 	addi	r19,r19,8
 40033ac:	903ff21e 	bne	r18,zero,4003378 <_dtoa_r+0x430>
 40033b0:	a80b883a 	mov	r5,r21
 40033b4:	a009883a 	mov	r4,r20
 40033b8:	880f883a 	mov	r7,r17
 40033bc:	800d883a 	mov	r6,r16
 40033c0:	40095cc0 	call	40095cc <__divdf3>
 40033c4:	1029883a 	mov	r20,r2
 40033c8:	182b883a 	mov	r21,r3
 40033cc:	d8c00c17 	ldw	r3,48(sp)
 40033d0:	1805003a 	cmpeq	r2,r3,zero
 40033d4:	1000081e 	bne	r2,zero,40033f8 <_dtoa_r+0x4b0>
 40033d8:	0005883a 	mov	r2,zero
 40033dc:	00cffc34 	movhi	r3,16368
 40033e0:	180f883a 	mov	r7,r3
 40033e4:	a009883a 	mov	r4,r20
 40033e8:	a80b883a 	mov	r5,r21
 40033ec:	100d883a 	mov	r6,r2
 40033f0:	4009a440 	call	4009a44 <__ltdf2>
 40033f4:	1003fe16 	blt	r2,zero,40043f0 <_dtoa_r+0x14a8>
 40033f8:	b009883a 	mov	r4,r22
 40033fc:	4009acc0 	call	4009acc <__floatsidf>
 4003400:	180b883a 	mov	r5,r3
 4003404:	1009883a 	mov	r4,r2
 4003408:	a00d883a 	mov	r6,r20
 400340c:	a80f883a 	mov	r7,r21
 4003410:	40092080 	call	4009208 <__muldf3>
 4003414:	0011883a 	mov	r8,zero
 4003418:	02500734 	movhi	r9,16412
 400341c:	1009883a 	mov	r4,r2
 4003420:	180b883a 	mov	r5,r3
 4003424:	480f883a 	mov	r7,r9
 4003428:	400d883a 	mov	r6,r8
 400342c:	40091940 	call	4009194 <__adddf3>
 4003430:	d9000f17 	ldw	r4,60(sp)
 4003434:	102d883a 	mov	r22,r2
 4003438:	00bf3034 	movhi	r2,64704
 400343c:	18b9883a 	add	fp,r3,r2
 4003440:	e02f883a 	mov	r23,fp
 4003444:	20028f1e 	bne	r4,zero,4003e84 <_dtoa_r+0xf3c>
 4003448:	0005883a 	mov	r2,zero
 400344c:	00d00534 	movhi	r3,16404
 4003450:	a009883a 	mov	r4,r20
 4003454:	a80b883a 	mov	r5,r21
 4003458:	180f883a 	mov	r7,r3
 400345c:	100d883a 	mov	r6,r2
 4003460:	40091140 	call	4009114 <__subdf3>
 4003464:	1009883a 	mov	r4,r2
 4003468:	e00f883a 	mov	r7,fp
 400346c:	180b883a 	mov	r5,r3
 4003470:	b00d883a 	mov	r6,r22
 4003474:	1025883a 	mov	r18,r2
 4003478:	1827883a 	mov	r19,r3
 400347c:	40099340 	call	4009934 <__gtdf2>
 4003480:	00834f16 	blt	zero,r2,40041c0 <_dtoa_r+0x1278>
 4003484:	e0e0003c 	xorhi	r3,fp,32768
 4003488:	9009883a 	mov	r4,r18
 400348c:	980b883a 	mov	r5,r19
 4003490:	180f883a 	mov	r7,r3
 4003494:	b00d883a 	mov	r6,r22
 4003498:	4009a440 	call	4009a44 <__ltdf2>
 400349c:	1000080e 	bge	r2,zero,40034c0 <_dtoa_r+0x578>
 40034a0:	0027883a 	mov	r19,zero
 40034a4:	0025883a 	mov	r18,zero
 40034a8:	d8802617 	ldw	r2,152(sp)
 40034ac:	df000517 	ldw	fp,20(sp)
 40034b0:	d8000615 	stw	zero,24(sp)
 40034b4:	0084303a 	nor	r2,zero,r2
 40034b8:	d8800d15 	stw	r2,52(sp)
 40034bc:	00019b06 	br	4003b2c <_dtoa_r+0xbe4>
 40034c0:	d9801217 	ldw	r6,72(sp)
 40034c4:	d8801317 	ldw	r2,76(sp)
 40034c8:	3029883a 	mov	r20,r6
 40034cc:	102b883a 	mov	r21,r2
 40034d0:	d8c00217 	ldw	r3,8(sp)
 40034d4:	18008516 	blt	r3,zero,40036ec <_dtoa_r+0x7a4>
 40034d8:	d9000d17 	ldw	r4,52(sp)
 40034dc:	00800384 	movi	r2,14
 40034e0:	11008216 	blt	r2,r4,40036ec <_dtoa_r+0x7a4>
 40034e4:	200490fa 	slli	r2,r4,3
 40034e8:	d9802617 	ldw	r6,152(sp)
 40034ec:	00c10074 	movhi	r3,1025
 40034f0:	18fbf704 	addi	r3,r3,-4132
 40034f4:	10c5883a 	add	r2,r2,r3
 40034f8:	14800017 	ldw	r18,0(r2)
 40034fc:	14c00117 	ldw	r19,4(r2)
 4003500:	30031e16 	blt	r6,zero,400417c <_dtoa_r+0x1234>
 4003504:	d9000517 	ldw	r4,20(sp)
 4003508:	d8c00f17 	ldw	r3,60(sp)
 400350c:	a823883a 	mov	r17,r21
 4003510:	a021883a 	mov	r16,r20
 4003514:	192b883a 	add	r21,r3,r4
 4003518:	2039883a 	mov	fp,r4
 400351c:	00000f06 	br	400355c <_dtoa_r+0x614>
 4003520:	0005883a 	mov	r2,zero
 4003524:	00d00934 	movhi	r3,16420
 4003528:	5009883a 	mov	r4,r10
 400352c:	580b883a 	mov	r5,r11
 4003530:	180f883a 	mov	r7,r3
 4003534:	100d883a 	mov	r6,r2
 4003538:	40092080 	call	4009208 <__muldf3>
 400353c:	180b883a 	mov	r5,r3
 4003540:	000d883a 	mov	r6,zero
 4003544:	000f883a 	mov	r7,zero
 4003548:	1009883a 	mov	r4,r2
 400354c:	1021883a 	mov	r16,r2
 4003550:	1823883a 	mov	r17,r3
 4003554:	40098ac0 	call	40098ac <__nedf2>
 4003558:	10004526 	beq	r2,zero,4003670 <_dtoa_r+0x728>
 400355c:	900d883a 	mov	r6,r18
 4003560:	980f883a 	mov	r7,r19
 4003564:	8009883a 	mov	r4,r16
 4003568:	880b883a 	mov	r5,r17
 400356c:	40095cc0 	call	40095cc <__divdf3>
 4003570:	180b883a 	mov	r5,r3
 4003574:	1009883a 	mov	r4,r2
 4003578:	4009bc40 	call	4009bc4 <__fixdfsi>
 400357c:	1009883a 	mov	r4,r2
 4003580:	1029883a 	mov	r20,r2
 4003584:	4009acc0 	call	4009acc <__floatsidf>
 4003588:	180f883a 	mov	r7,r3
 400358c:	9009883a 	mov	r4,r18
 4003590:	980b883a 	mov	r5,r19
 4003594:	100d883a 	mov	r6,r2
 4003598:	40092080 	call	4009208 <__muldf3>
 400359c:	180f883a 	mov	r7,r3
 40035a0:	880b883a 	mov	r5,r17
 40035a4:	8009883a 	mov	r4,r16
 40035a8:	100d883a 	mov	r6,r2
 40035ac:	40091140 	call	4009114 <__subdf3>
 40035b0:	1015883a 	mov	r10,r2
 40035b4:	a0800c04 	addi	r2,r20,48
 40035b8:	e0800005 	stb	r2,0(fp)
 40035bc:	e7000044 	addi	fp,fp,1
 40035c0:	1817883a 	mov	r11,r3
 40035c4:	e57fd61e 	bne	fp,r21,4003520 <_dtoa_r+0x5d8>
 40035c8:	500d883a 	mov	r6,r10
 40035cc:	180f883a 	mov	r7,r3
 40035d0:	5009883a 	mov	r4,r10
 40035d4:	180b883a 	mov	r5,r3
 40035d8:	40091940 	call	4009194 <__adddf3>
 40035dc:	100d883a 	mov	r6,r2
 40035e0:	9009883a 	mov	r4,r18
 40035e4:	980b883a 	mov	r5,r19
 40035e8:	180f883a 	mov	r7,r3
 40035ec:	1021883a 	mov	r16,r2
 40035f0:	1823883a 	mov	r17,r3
 40035f4:	4009a440 	call	4009a44 <__ltdf2>
 40035f8:	10000816 	blt	r2,zero,400361c <_dtoa_r+0x6d4>
 40035fc:	980b883a 	mov	r5,r19
 4003600:	800d883a 	mov	r6,r16
 4003604:	880f883a 	mov	r7,r17
 4003608:	9009883a 	mov	r4,r18
 400360c:	40098240 	call	4009824 <__eqdf2>
 4003610:	1000171e 	bne	r2,zero,4003670 <_dtoa_r+0x728>
 4003614:	a080004c 	andi	r2,r20,1
 4003618:	10001526 	beq	r2,zero,4003670 <_dtoa_r+0x728>
 400361c:	d8800d17 	ldw	r2,52(sp)
 4003620:	d8800415 	stw	r2,16(sp)
 4003624:	e009883a 	mov	r4,fp
 4003628:	213fffc4 	addi	r4,r4,-1
 400362c:	20c00007 	ldb	r3,0(r4)
 4003630:	00800e44 	movi	r2,57
 4003634:	1880081e 	bne	r3,r2,4003658 <_dtoa_r+0x710>
 4003638:	d8800517 	ldw	r2,20(sp)
 400363c:	113ffa1e 	bne	r2,r4,4003628 <_dtoa_r+0x6e0>
 4003640:	d8c00417 	ldw	r3,16(sp)
 4003644:	d9800517 	ldw	r6,20(sp)
 4003648:	00800c04 	movi	r2,48
 400364c:	18c00044 	addi	r3,r3,1
 4003650:	d8c00415 	stw	r3,16(sp)
 4003654:	30800005 	stb	r2,0(r6)
 4003658:	20800003 	ldbu	r2,0(r4)
 400365c:	d8c00417 	ldw	r3,16(sp)
 4003660:	27000044 	addi	fp,r4,1
 4003664:	10800044 	addi	r2,r2,1
 4003668:	d8c00d15 	stw	r3,52(sp)
 400366c:	20800005 	stb	r2,0(r4)
 4003670:	d9001617 	ldw	r4,88(sp)
 4003674:	d9400717 	ldw	r5,28(sp)
 4003678:	40060dc0 	call	40060dc <_Bfree>
 400367c:	e0000005 	stb	zero,0(fp)
 4003680:	d9800d17 	ldw	r6,52(sp)
 4003684:	d8c02717 	ldw	r3,156(sp)
 4003688:	d9002917 	ldw	r4,164(sp)
 400368c:	30800044 	addi	r2,r6,1
 4003690:	18800015 	stw	r2,0(r3)
 4003694:	20029c26 	beq	r4,zero,4004108 <_dtoa_r+0x11c0>
 4003698:	d8c00517 	ldw	r3,20(sp)
 400369c:	27000015 	stw	fp,0(r4)
 40036a0:	003e5d06 	br	4003018 <_dtoa_r+0xd0>
 40036a4:	d9800d17 	ldw	r6,52(sp)
 40036a8:	00c10074 	movhi	r3,1025
 40036ac:	18fbf704 	addi	r3,r3,-4132
 40036b0:	d9001217 	ldw	r4,72(sp)
 40036b4:	300490fa 	slli	r2,r6,3
 40036b8:	d9401317 	ldw	r5,76(sp)
 40036bc:	10c5883a 	add	r2,r2,r3
 40036c0:	12000017 	ldw	r8,0(r2)
 40036c4:	12400117 	ldw	r9,4(r2)
 40036c8:	400d883a 	mov	r6,r8
 40036cc:	480f883a 	mov	r7,r9
 40036d0:	4009a440 	call	4009a44 <__ltdf2>
 40036d4:	1000030e 	bge	r2,zero,40036e4 <_dtoa_r+0x79c>
 40036d8:	d8800d17 	ldw	r2,52(sp)
 40036dc:	10bfffc4 	addi	r2,r2,-1
 40036e0:	d8800d15 	stw	r2,52(sp)
 40036e4:	d8000c15 	stw	zero,48(sp)
 40036e8:	003ea806 	br	400318c <_dtoa_r+0x244>
 40036ec:	d9000b17 	ldw	r4,44(sp)
 40036f0:	202cc03a 	cmpne	r22,r4,zero
 40036f4:	b000c71e 	bne	r22,zero,4003a14 <_dtoa_r+0xacc>
 40036f8:	dc001117 	ldw	r16,68(sp)
 40036fc:	dc801017 	ldw	r18,64(sp)
 4003700:	0027883a 	mov	r19,zero
 4003704:	04000b0e 	bge	zero,r16,4003734 <_dtoa_r+0x7ec>
 4003708:	d8c00a17 	ldw	r3,40(sp)
 400370c:	00c0090e 	bge	zero,r3,4003734 <_dtoa_r+0x7ec>
 4003710:	8005883a 	mov	r2,r16
 4003714:	1c011316 	blt	r3,r16,4003b64 <_dtoa_r+0xc1c>
 4003718:	d9000a17 	ldw	r4,40(sp)
 400371c:	d9801117 	ldw	r6,68(sp)
 4003720:	80a1c83a 	sub	r16,r16,r2
 4003724:	2089c83a 	sub	r4,r4,r2
 4003728:	308dc83a 	sub	r6,r6,r2
 400372c:	d9000a15 	stw	r4,40(sp)
 4003730:	d9801115 	stw	r6,68(sp)
 4003734:	d8801017 	ldw	r2,64(sp)
 4003738:	0080150e 	bge	zero,r2,4003790 <_dtoa_r+0x848>
 400373c:	d8c00b17 	ldw	r3,44(sp)
 4003740:	1805003a 	cmpeq	r2,r3,zero
 4003744:	1001c91e 	bne	r2,zero,4003e6c <_dtoa_r+0xf24>
 4003748:	04800e0e 	bge	zero,r18,4003784 <_dtoa_r+0x83c>
 400374c:	d9001617 	ldw	r4,88(sp)
 4003750:	980b883a 	mov	r5,r19
 4003754:	900d883a 	mov	r6,r18
 4003758:	4006e900 	call	4006e90 <__pow5mult>
 400375c:	d9001617 	ldw	r4,88(sp)
 4003760:	d9800717 	ldw	r6,28(sp)
 4003764:	100b883a 	mov	r5,r2
 4003768:	1027883a 	mov	r19,r2
 400376c:	4006b6c0 	call	4006b6c <__multiply>
 4003770:	d9001617 	ldw	r4,88(sp)
 4003774:	d9400717 	ldw	r5,28(sp)
 4003778:	1023883a 	mov	r17,r2
 400377c:	40060dc0 	call	40060dc <_Bfree>
 4003780:	dc400715 	stw	r17,28(sp)
 4003784:	d9001017 	ldw	r4,64(sp)
 4003788:	248dc83a 	sub	r6,r4,r18
 400378c:	30010e1e 	bne	r6,zero,4003bc8 <_dtoa_r+0xc80>
 4003790:	d9001617 	ldw	r4,88(sp)
 4003794:	04400044 	movi	r17,1
 4003798:	880b883a 	mov	r5,r17
 400379c:	4006d540 	call	4006d54 <__i2b>
 40037a0:	d9800917 	ldw	r6,36(sp)
 40037a4:	1025883a 	mov	r18,r2
 40037a8:	0180040e 	bge	zero,r6,40037bc <_dtoa_r+0x874>
 40037ac:	d9001617 	ldw	r4,88(sp)
 40037b0:	100b883a 	mov	r5,r2
 40037b4:	4006e900 	call	4006e90 <__pow5mult>
 40037b8:	1025883a 	mov	r18,r2
 40037bc:	d8801717 	ldw	r2,92(sp)
 40037c0:	8880f30e 	bge	r17,r2,4003b90 <_dtoa_r+0xc48>
 40037c4:	0023883a 	mov	r17,zero
 40037c8:	d9800917 	ldw	r6,36(sp)
 40037cc:	30019e1e 	bne	r6,zero,4003e48 <_dtoa_r+0xf00>
 40037d0:	00c00044 	movi	r3,1
 40037d4:	d9000a17 	ldw	r4,40(sp)
 40037d8:	20c5883a 	add	r2,r4,r3
 40037dc:	10c007cc 	andi	r3,r2,31
 40037e0:	1800841e 	bne	r3,zero,40039f4 <_dtoa_r+0xaac>
 40037e4:	00800704 	movi	r2,28
 40037e8:	d9000a17 	ldw	r4,40(sp)
 40037ec:	d9801117 	ldw	r6,68(sp)
 40037f0:	80a1883a 	add	r16,r16,r2
 40037f4:	2089883a 	add	r4,r4,r2
 40037f8:	308d883a 	add	r6,r6,r2
 40037fc:	d9000a15 	stw	r4,40(sp)
 4003800:	d9801115 	stw	r6,68(sp)
 4003804:	d8801117 	ldw	r2,68(sp)
 4003808:	0080050e 	bge	zero,r2,4003820 <_dtoa_r+0x8d8>
 400380c:	d9400717 	ldw	r5,28(sp)
 4003810:	d9001617 	ldw	r4,88(sp)
 4003814:	100d883a 	mov	r6,r2
 4003818:	4006a200 	call	4006a20 <__lshift>
 400381c:	d8800715 	stw	r2,28(sp)
 4003820:	d8c00a17 	ldw	r3,40(sp)
 4003824:	00c0050e 	bge	zero,r3,400383c <_dtoa_r+0x8f4>
 4003828:	d9001617 	ldw	r4,88(sp)
 400382c:	900b883a 	mov	r5,r18
 4003830:	180d883a 	mov	r6,r3
 4003834:	4006a200 	call	4006a20 <__lshift>
 4003838:	1025883a 	mov	r18,r2
 400383c:	d9000c17 	ldw	r4,48(sp)
 4003840:	2005003a 	cmpeq	r2,r4,zero
 4003844:	10016f26 	beq	r2,zero,4003e04 <_dtoa_r+0xebc>
 4003848:	d9000f17 	ldw	r4,60(sp)
 400384c:	0102170e 	bge	zero,r4,40040ac <_dtoa_r+0x1164>
 4003850:	d9800b17 	ldw	r6,44(sp)
 4003854:	3005003a 	cmpeq	r2,r6,zero
 4003858:	1000881e 	bne	r2,zero,4003a7c <_dtoa_r+0xb34>
 400385c:	0400050e 	bge	zero,r16,4003874 <_dtoa_r+0x92c>
 4003860:	d9001617 	ldw	r4,88(sp)
 4003864:	980b883a 	mov	r5,r19
 4003868:	800d883a 	mov	r6,r16
 400386c:	4006a200 	call	4006a20 <__lshift>
 4003870:	1027883a 	mov	r19,r2
 4003874:	8804c03a 	cmpne	r2,r17,zero
 4003878:	1002541e 	bne	r2,zero,40041cc <_dtoa_r+0x1284>
 400387c:	980b883a 	mov	r5,r19
 4003880:	dd800517 	ldw	r22,20(sp)
 4003884:	dcc00615 	stw	r19,24(sp)
 4003888:	a700004c 	andi	fp,r20,1
 400388c:	2827883a 	mov	r19,r5
 4003890:	d9000717 	ldw	r4,28(sp)
 4003894:	900b883a 	mov	r5,r18
 4003898:	4002d300 	call	4002d30 <quorem>
 400389c:	d9000717 	ldw	r4,28(sp)
 40038a0:	d9400617 	ldw	r5,24(sp)
 40038a4:	1023883a 	mov	r17,r2
 40038a8:	8dc00c04 	addi	r23,r17,48
 40038ac:	40062380 	call	4006238 <__mcmp>
 40038b0:	d9001617 	ldw	r4,88(sp)
 40038b4:	900b883a 	mov	r5,r18
 40038b8:	980d883a 	mov	r6,r19
 40038bc:	1029883a 	mov	r20,r2
 40038c0:	40068940 	call	4006894 <__mdiff>
 40038c4:	102b883a 	mov	r21,r2
 40038c8:	10800317 	ldw	r2,12(r2)
 40038cc:	1001281e 	bne	r2,zero,4003d70 <_dtoa_r+0xe28>
 40038d0:	d9000717 	ldw	r4,28(sp)
 40038d4:	a80b883a 	mov	r5,r21
 40038d8:	40062380 	call	4006238 <__mcmp>
 40038dc:	d9001617 	ldw	r4,88(sp)
 40038e0:	1021883a 	mov	r16,r2
 40038e4:	a80b883a 	mov	r5,r21
 40038e8:	40060dc0 	call	40060dc <_Bfree>
 40038ec:	8000041e 	bne	r16,zero,4003900 <_dtoa_r+0x9b8>
 40038f0:	d8801717 	ldw	r2,92(sp)
 40038f4:	1000021e 	bne	r2,zero,4003900 <_dtoa_r+0x9b8>
 40038f8:	e004c03a 	cmpne	r2,fp,zero
 40038fc:	10011726 	beq	r2,zero,4003d5c <_dtoa_r+0xe14>
 4003900:	a0010616 	blt	r20,zero,4003d1c <_dtoa_r+0xdd4>
 4003904:	a000041e 	bne	r20,zero,4003918 <_dtoa_r+0x9d0>
 4003908:	d8c01717 	ldw	r3,92(sp)
 400390c:	1800021e 	bne	r3,zero,4003918 <_dtoa_r+0x9d0>
 4003910:	e004c03a 	cmpne	r2,fp,zero
 4003914:	10010126 	beq	r2,zero,4003d1c <_dtoa_r+0xdd4>
 4003918:	04023d16 	blt	zero,r16,4004210 <_dtoa_r+0x12c8>
 400391c:	b5c00005 	stb	r23,0(r22)
 4003920:	d9800517 	ldw	r6,20(sp)
 4003924:	d9000f17 	ldw	r4,60(sp)
 4003928:	b5800044 	addi	r22,r22,1
 400392c:	3105883a 	add	r2,r6,r4
 4003930:	b0806526 	beq	r22,r2,4003ac8 <_dtoa_r+0xb80>
 4003934:	d9400717 	ldw	r5,28(sp)
 4003938:	d9001617 	ldw	r4,88(sp)
 400393c:	01800284 	movi	r6,10
 4003940:	000f883a 	mov	r7,zero
 4003944:	4006d900 	call	4006d90 <__multadd>
 4003948:	d8800715 	stw	r2,28(sp)
 400394c:	d8800617 	ldw	r2,24(sp)
 4003950:	14c10c26 	beq	r2,r19,4003d84 <_dtoa_r+0xe3c>
 4003954:	d9400617 	ldw	r5,24(sp)
 4003958:	d9001617 	ldw	r4,88(sp)
 400395c:	01800284 	movi	r6,10
 4003960:	000f883a 	mov	r7,zero
 4003964:	4006d900 	call	4006d90 <__multadd>
 4003968:	d9001617 	ldw	r4,88(sp)
 400396c:	980b883a 	mov	r5,r19
 4003970:	01800284 	movi	r6,10
 4003974:	000f883a 	mov	r7,zero
 4003978:	d8800615 	stw	r2,24(sp)
 400397c:	4006d900 	call	4006d90 <__multadd>
 4003980:	1027883a 	mov	r19,r2
 4003984:	003fc206 	br	4003890 <_dtoa_r+0x948>
 4003988:	2445c83a 	sub	r2,r4,r17
 400398c:	a088983a 	sll	r4,r20,r2
 4003990:	003e4b06 	br	40032c0 <_dtoa_r+0x378>
 4003994:	01bfffc4 	movi	r6,-1
 4003998:	00800044 	movi	r2,1
 400399c:	d9800e15 	stw	r6,56(sp)
 40039a0:	d9800f15 	stw	r6,60(sp)
 40039a4:	d8800b15 	stw	r2,44(sp)
 40039a8:	d8c01617 	ldw	r3,88(sp)
 40039ac:	008005c4 	movi	r2,23
 40039b0:	18001115 	stw	zero,68(r3)
 40039b4:	1580082e 	bgeu	r2,r22,40039d8 <_dtoa_r+0xa90>
 40039b8:	00c00104 	movi	r3,4
 40039bc:	0009883a 	mov	r4,zero
 40039c0:	18c7883a 	add	r3,r3,r3
 40039c4:	18800504 	addi	r2,r3,20
 40039c8:	21000044 	addi	r4,r4,1
 40039cc:	b0bffc2e 	bgeu	r22,r2,40039c0 <_dtoa_r+0xa78>
 40039d0:	d9801617 	ldw	r6,88(sp)
 40039d4:	31001115 	stw	r4,68(r6)
 40039d8:	dc000f17 	ldw	r16,60(sp)
 40039dc:	003e4b06 	br	400330c <_dtoa_r+0x3c4>
 40039e0:	d9801717 	ldw	r6,92(sp)
 40039e4:	0023883a 	mov	r17,zero
 40039e8:	31bfff04 	addi	r6,r6,-4
 40039ec:	d9801715 	stw	r6,92(sp)
 40039f0:	003df806 	br	40031d4 <_dtoa_r+0x28c>
 40039f4:	00800804 	movi	r2,32
 40039f8:	10c9c83a 	sub	r4,r2,r3
 40039fc:	00c00104 	movi	r3,4
 4003a00:	19005a16 	blt	r3,r4,4003b6c <_dtoa_r+0xc24>
 4003a04:	008000c4 	movi	r2,3
 4003a08:	113f7e16 	blt	r2,r4,4003804 <_dtoa_r+0x8bc>
 4003a0c:	20800704 	addi	r2,r4,28
 4003a10:	003f7506 	br	40037e8 <_dtoa_r+0x8a0>
 4003a14:	d9801717 	ldw	r6,92(sp)
 4003a18:	00800044 	movi	r2,1
 4003a1c:	1180a10e 	bge	r2,r6,4003ca4 <_dtoa_r+0xd5c>
 4003a20:	d9800f17 	ldw	r6,60(sp)
 4003a24:	d8c01017 	ldw	r3,64(sp)
 4003a28:	30bfffc4 	addi	r2,r6,-1
 4003a2c:	1881c616 	blt	r3,r2,4004148 <_dtoa_r+0x1200>
 4003a30:	18a5c83a 	sub	r18,r3,r2
 4003a34:	d8800f17 	ldw	r2,60(sp)
 4003a38:	10026216 	blt	r2,zero,40043c4 <_dtoa_r+0x147c>
 4003a3c:	dc001117 	ldw	r16,68(sp)
 4003a40:	1007883a 	mov	r3,r2
 4003a44:	d9800a17 	ldw	r6,40(sp)
 4003a48:	d8801117 	ldw	r2,68(sp)
 4003a4c:	d9001617 	ldw	r4,88(sp)
 4003a50:	30cd883a 	add	r6,r6,r3
 4003a54:	10c5883a 	add	r2,r2,r3
 4003a58:	01400044 	movi	r5,1
 4003a5c:	d9800a15 	stw	r6,40(sp)
 4003a60:	d8801115 	stw	r2,68(sp)
 4003a64:	4006d540 	call	4006d54 <__i2b>
 4003a68:	1027883a 	mov	r19,r2
 4003a6c:	003f2506 	br	4003704 <_dtoa_r+0x7bc>
 4003a70:	00c10074 	movhi	r3,1025
 4003a74:	18fbd904 	addi	r3,r3,-4252
 4003a78:	003d6706 	br	4003018 <_dtoa_r+0xd0>
 4003a7c:	dd800517 	ldw	r22,20(sp)
 4003a80:	04000044 	movi	r16,1
 4003a84:	00000706 	br	4003aa4 <_dtoa_r+0xb5c>
 4003a88:	d9400717 	ldw	r5,28(sp)
 4003a8c:	d9001617 	ldw	r4,88(sp)
 4003a90:	01800284 	movi	r6,10
 4003a94:	000f883a 	mov	r7,zero
 4003a98:	4006d900 	call	4006d90 <__multadd>
 4003a9c:	d8800715 	stw	r2,28(sp)
 4003aa0:	84000044 	addi	r16,r16,1
 4003aa4:	d9000717 	ldw	r4,28(sp)
 4003aa8:	900b883a 	mov	r5,r18
 4003aac:	4002d300 	call	4002d30 <quorem>
 4003ab0:	15c00c04 	addi	r23,r2,48
 4003ab4:	b5c00005 	stb	r23,0(r22)
 4003ab8:	d8c00f17 	ldw	r3,60(sp)
 4003abc:	b5800044 	addi	r22,r22,1
 4003ac0:	80fff116 	blt	r16,r3,4003a88 <_dtoa_r+0xb40>
 4003ac4:	d8000615 	stw	zero,24(sp)
 4003ac8:	d9400717 	ldw	r5,28(sp)
 4003acc:	d9001617 	ldw	r4,88(sp)
 4003ad0:	01800044 	movi	r6,1
 4003ad4:	4006a200 	call	4006a20 <__lshift>
 4003ad8:	1009883a 	mov	r4,r2
 4003adc:	900b883a 	mov	r5,r18
 4003ae0:	d8800715 	stw	r2,28(sp)
 4003ae4:	40062380 	call	4006238 <__mcmp>
 4003ae8:	00803c0e 	bge	zero,r2,4003bdc <_dtoa_r+0xc94>
 4003aec:	b009883a 	mov	r4,r22
 4003af0:	213fffc4 	addi	r4,r4,-1
 4003af4:	21400003 	ldbu	r5,0(r4)
 4003af8:	00800e44 	movi	r2,57
 4003afc:	28c03fcc 	andi	r3,r5,255
 4003b00:	18c0201c 	xori	r3,r3,128
 4003b04:	18ffe004 	addi	r3,r3,-128
 4003b08:	1881981e 	bne	r3,r2,400416c <_dtoa_r+0x1224>
 4003b0c:	d9800517 	ldw	r6,20(sp)
 4003b10:	21bff71e 	bne	r4,r6,4003af0 <_dtoa_r+0xba8>
 4003b14:	d8800d17 	ldw	r2,52(sp)
 4003b18:	37000044 	addi	fp,r6,1
 4003b1c:	10800044 	addi	r2,r2,1
 4003b20:	d8800d15 	stw	r2,52(sp)
 4003b24:	00800c44 	movi	r2,49
 4003b28:	30800005 	stb	r2,0(r6)
 4003b2c:	d9001617 	ldw	r4,88(sp)
 4003b30:	900b883a 	mov	r5,r18
 4003b34:	40060dc0 	call	40060dc <_Bfree>
 4003b38:	983ecd26 	beq	r19,zero,4003670 <_dtoa_r+0x728>
 4003b3c:	d8c00617 	ldw	r3,24(sp)
 4003b40:	18000426 	beq	r3,zero,4003b54 <_dtoa_r+0xc0c>
 4003b44:	1cc00326 	beq	r3,r19,4003b54 <_dtoa_r+0xc0c>
 4003b48:	d9001617 	ldw	r4,88(sp)
 4003b4c:	180b883a 	mov	r5,r3
 4003b50:	40060dc0 	call	40060dc <_Bfree>
 4003b54:	d9001617 	ldw	r4,88(sp)
 4003b58:	980b883a 	mov	r5,r19
 4003b5c:	40060dc0 	call	40060dc <_Bfree>
 4003b60:	003ec306 	br	4003670 <_dtoa_r+0x728>
 4003b64:	1805883a 	mov	r2,r3
 4003b68:	003eeb06 	br	4003718 <_dtoa_r+0x7d0>
 4003b6c:	d9800a17 	ldw	r6,40(sp)
 4003b70:	d8c01117 	ldw	r3,68(sp)
 4003b74:	20bfff04 	addi	r2,r4,-4
 4003b78:	308d883a 	add	r6,r6,r2
 4003b7c:	1887883a 	add	r3,r3,r2
 4003b80:	80a1883a 	add	r16,r16,r2
 4003b84:	d9800a15 	stw	r6,40(sp)
 4003b88:	d8c01115 	stw	r3,68(sp)
 4003b8c:	003f1d06 	br	4003804 <_dtoa_r+0x8bc>
 4003b90:	a03f0c1e 	bne	r20,zero,40037c4 <_dtoa_r+0x87c>
 4003b94:	00800434 	movhi	r2,16
 4003b98:	10bfffc4 	addi	r2,r2,-1
 4003b9c:	a884703a 	and	r2,r21,r2
 4003ba0:	103f081e 	bne	r2,zero,40037c4 <_dtoa_r+0x87c>
 4003ba4:	a89ffc2c 	andhi	r2,r21,32752
 4003ba8:	103f0626 	beq	r2,zero,40037c4 <_dtoa_r+0x87c>
 4003bac:	d8c01117 	ldw	r3,68(sp)
 4003bb0:	d9000a17 	ldw	r4,40(sp)
 4003bb4:	18c00044 	addi	r3,r3,1
 4003bb8:	21000044 	addi	r4,r4,1
 4003bbc:	d8c01115 	stw	r3,68(sp)
 4003bc0:	d9000a15 	stw	r4,40(sp)
 4003bc4:	003f0006 	br	40037c8 <_dtoa_r+0x880>
 4003bc8:	d9400717 	ldw	r5,28(sp)
 4003bcc:	d9001617 	ldw	r4,88(sp)
 4003bd0:	4006e900 	call	4006e90 <__pow5mult>
 4003bd4:	d8800715 	stw	r2,28(sp)
 4003bd8:	003eed06 	br	4003790 <_dtoa_r+0x848>
 4003bdc:	1000021e 	bne	r2,zero,4003be8 <_dtoa_r+0xca0>
 4003be0:	b880004c 	andi	r2,r23,1
 4003be4:	103fc11e 	bne	r2,zero,4003aec <_dtoa_r+0xba4>
 4003be8:	b5bfffc4 	addi	r22,r22,-1
 4003bec:	b0c00007 	ldb	r3,0(r22)
 4003bf0:	00800c04 	movi	r2,48
 4003bf4:	18bffc26 	beq	r3,r2,4003be8 <_dtoa_r+0xca0>
 4003bf8:	b7000044 	addi	fp,r22,1
 4003bfc:	003fcb06 	br	4003b2c <_dtoa_r+0xbe4>
 4003c00:	d9800d17 	ldw	r6,52(sp)
 4003c04:	018fc83a 	sub	r7,zero,r6
 4003c08:	3801f726 	beq	r7,zero,40043e8 <_dtoa_r+0x14a0>
 4003c0c:	398003cc 	andi	r6,r7,15
 4003c10:	300c90fa 	slli	r6,r6,3
 4003c14:	01410074 	movhi	r5,1025
 4003c18:	297bf704 	addi	r5,r5,-4132
 4003c1c:	d9001217 	ldw	r4,72(sp)
 4003c20:	314d883a 	add	r6,r6,r5
 4003c24:	30c00117 	ldw	r3,4(r6)
 4003c28:	30800017 	ldw	r2,0(r6)
 4003c2c:	d9401317 	ldw	r5,76(sp)
 4003c30:	3821d13a 	srai	r16,r7,4
 4003c34:	100d883a 	mov	r6,r2
 4003c38:	180f883a 	mov	r7,r3
 4003c3c:	40092080 	call	4009208 <__muldf3>
 4003c40:	1011883a 	mov	r8,r2
 4003c44:	1813883a 	mov	r9,r3
 4003c48:	1029883a 	mov	r20,r2
 4003c4c:	182b883a 	mov	r21,r3
 4003c50:	8001e526 	beq	r16,zero,40043e8 <_dtoa_r+0x14a0>
 4003c54:	05800084 	movi	r22,2
 4003c58:	04410074 	movhi	r17,1025
 4003c5c:	8c7c2904 	addi	r17,r17,-3932
 4003c60:	8080004c 	andi	r2,r16,1
 4003c64:	1005003a 	cmpeq	r2,r2,zero
 4003c68:	1000081e 	bne	r2,zero,4003c8c <_dtoa_r+0xd44>
 4003c6c:	89800017 	ldw	r6,0(r17)
 4003c70:	89c00117 	ldw	r7,4(r17)
 4003c74:	480b883a 	mov	r5,r9
 4003c78:	4009883a 	mov	r4,r8
 4003c7c:	40092080 	call	4009208 <__muldf3>
 4003c80:	1011883a 	mov	r8,r2
 4003c84:	b5800044 	addi	r22,r22,1
 4003c88:	1813883a 	mov	r9,r3
 4003c8c:	8021d07a 	srai	r16,r16,1
 4003c90:	8c400204 	addi	r17,r17,8
 4003c94:	803ff21e 	bne	r16,zero,4003c60 <_dtoa_r+0xd18>
 4003c98:	4029883a 	mov	r20,r8
 4003c9c:	482b883a 	mov	r21,r9
 4003ca0:	003dca06 	br	40033cc <_dtoa_r+0x484>
 4003ca4:	d9000817 	ldw	r4,32(sp)
 4003ca8:	2005003a 	cmpeq	r2,r4,zero
 4003cac:	1001f61e 	bne	r2,zero,4004488 <_dtoa_r+0x1540>
 4003cb0:	dc001117 	ldw	r16,68(sp)
 4003cb4:	dc801017 	ldw	r18,64(sp)
 4003cb8:	18c10cc4 	addi	r3,r3,1075
 4003cbc:	003f6106 	br	4003a44 <_dtoa_r+0xafc>
 4003cc0:	d8000b15 	stw	zero,44(sp)
 4003cc4:	d9802617 	ldw	r6,152(sp)
 4003cc8:	d8c00d17 	ldw	r3,52(sp)
 4003ccc:	30800044 	addi	r2,r6,1
 4003cd0:	18ad883a 	add	r22,r3,r2
 4003cd4:	b13fffc4 	addi	r4,r22,-1
 4003cd8:	d9000e15 	stw	r4,56(sp)
 4003cdc:	0581f60e 	bge	zero,r22,40044b8 <_dtoa_r+0x1570>
 4003ce0:	dd800f15 	stw	r22,60(sp)
 4003ce4:	003f3006 	br	40039a8 <_dtoa_r+0xa60>
 4003ce8:	d8000b15 	stw	zero,44(sp)
 4003cec:	d9002617 	ldw	r4,152(sp)
 4003cf0:	0101eb0e 	bge	zero,r4,40044a0 <_dtoa_r+0x1558>
 4003cf4:	202d883a 	mov	r22,r4
 4003cf8:	d9000e15 	stw	r4,56(sp)
 4003cfc:	d9000f15 	stw	r4,60(sp)
 4003d00:	003f2906 	br	40039a8 <_dtoa_r+0xa60>
 4003d04:	01800044 	movi	r6,1
 4003d08:	d9800b15 	stw	r6,44(sp)
 4003d0c:	003ff706 	br	4003cec <_dtoa_r+0xda4>
 4003d10:	01000044 	movi	r4,1
 4003d14:	d9000b15 	stw	r4,44(sp)
 4003d18:	003fea06 	br	4003cc4 <_dtoa_r+0xd7c>
 4003d1c:	04000c0e 	bge	zero,r16,4003d50 <_dtoa_r+0xe08>
 4003d20:	d9400717 	ldw	r5,28(sp)
 4003d24:	d9001617 	ldw	r4,88(sp)
 4003d28:	01800044 	movi	r6,1
 4003d2c:	4006a200 	call	4006a20 <__lshift>
 4003d30:	1009883a 	mov	r4,r2
 4003d34:	900b883a 	mov	r5,r18
 4003d38:	d8800715 	stw	r2,28(sp)
 4003d3c:	40062380 	call	4006238 <__mcmp>
 4003d40:	0081e00e 	bge	zero,r2,40044c4 <_dtoa_r+0x157c>
 4003d44:	bdc00044 	addi	r23,r23,1
 4003d48:	00800e84 	movi	r2,58
 4003d4c:	b881a226 	beq	r23,r2,40043d8 <_dtoa_r+0x1490>
 4003d50:	b7000044 	addi	fp,r22,1
 4003d54:	b5c00005 	stb	r23,0(r22)
 4003d58:	003f7406 	br	4003b2c <_dtoa_r+0xbe4>
 4003d5c:	00800e44 	movi	r2,57
 4003d60:	b8819d26 	beq	r23,r2,40043d8 <_dtoa_r+0x1490>
 4003d64:	053ffa0e 	bge	zero,r20,4003d50 <_dtoa_r+0xe08>
 4003d68:	8dc00c44 	addi	r23,r17,49
 4003d6c:	003ff806 	br	4003d50 <_dtoa_r+0xe08>
 4003d70:	d9001617 	ldw	r4,88(sp)
 4003d74:	a80b883a 	mov	r5,r21
 4003d78:	04000044 	movi	r16,1
 4003d7c:	40060dc0 	call	40060dc <_Bfree>
 4003d80:	003edf06 	br	4003900 <_dtoa_r+0x9b8>
 4003d84:	d9001617 	ldw	r4,88(sp)
 4003d88:	980b883a 	mov	r5,r19
 4003d8c:	01800284 	movi	r6,10
 4003d90:	000f883a 	mov	r7,zero
 4003d94:	4006d900 	call	4006d90 <__multadd>
 4003d98:	1027883a 	mov	r19,r2
 4003d9c:	d8800615 	stw	r2,24(sp)
 4003da0:	003ebb06 	br	4003890 <_dtoa_r+0x948>
 4003da4:	d9801117 	ldw	r6,68(sp)
 4003da8:	d8800d17 	ldw	r2,52(sp)
 4003dac:	d8000915 	stw	zero,36(sp)
 4003db0:	308dc83a 	sub	r6,r6,r2
 4003db4:	0087c83a 	sub	r3,zero,r2
 4003db8:	d9801115 	stw	r6,68(sp)
 4003dbc:	d8c01015 	stw	r3,64(sp)
 4003dc0:	003cfe06 	br	40031bc <_dtoa_r+0x274>
 4003dc4:	018dc83a 	sub	r6,zero,r6
 4003dc8:	d9801115 	stw	r6,68(sp)
 4003dcc:	d8000a15 	stw	zero,40(sp)
 4003dd0:	003cf306 	br	40031a0 <_dtoa_r+0x258>
 4003dd4:	d9000d17 	ldw	r4,52(sp)
 4003dd8:	4009acc0 	call	4009acc <__floatsidf>
 4003ddc:	880b883a 	mov	r5,r17
 4003de0:	8009883a 	mov	r4,r16
 4003de4:	180f883a 	mov	r7,r3
 4003de8:	100d883a 	mov	r6,r2
 4003dec:	40098ac0 	call	40098ac <__nedf2>
 4003df0:	103ce126 	beq	r2,zero,4003178 <_dtoa_r+0x230>
 4003df4:	d9800d17 	ldw	r6,52(sp)
 4003df8:	31bfffc4 	addi	r6,r6,-1
 4003dfc:	d9800d15 	stw	r6,52(sp)
 4003e00:	003cdd06 	br	4003178 <_dtoa_r+0x230>
 4003e04:	d9000717 	ldw	r4,28(sp)
 4003e08:	900b883a 	mov	r5,r18
 4003e0c:	40062380 	call	4006238 <__mcmp>
 4003e10:	103e8d0e 	bge	r2,zero,4003848 <_dtoa_r+0x900>
 4003e14:	d9400717 	ldw	r5,28(sp)
 4003e18:	d9001617 	ldw	r4,88(sp)
 4003e1c:	01800284 	movi	r6,10
 4003e20:	000f883a 	mov	r7,zero
 4003e24:	4006d900 	call	4006d90 <__multadd>
 4003e28:	d9800d17 	ldw	r6,52(sp)
 4003e2c:	d8800715 	stw	r2,28(sp)
 4003e30:	31bfffc4 	addi	r6,r6,-1
 4003e34:	d9800d15 	stw	r6,52(sp)
 4003e38:	b001a71e 	bne	r22,zero,40044d8 <_dtoa_r+0x1590>
 4003e3c:	d8800e17 	ldw	r2,56(sp)
 4003e40:	d8800f15 	stw	r2,60(sp)
 4003e44:	003e8006 	br	4003848 <_dtoa_r+0x900>
 4003e48:	90800417 	ldw	r2,16(r18)
 4003e4c:	1085883a 	add	r2,r2,r2
 4003e50:	1085883a 	add	r2,r2,r2
 4003e54:	1485883a 	add	r2,r2,r18
 4003e58:	11000417 	ldw	r4,16(r2)
 4003e5c:	40061040 	call	4006104 <__hi0bits>
 4003e60:	00c00804 	movi	r3,32
 4003e64:	1887c83a 	sub	r3,r3,r2
 4003e68:	003e5a06 	br	40037d4 <_dtoa_r+0x88c>
 4003e6c:	d9400717 	ldw	r5,28(sp)
 4003e70:	d9801017 	ldw	r6,64(sp)
 4003e74:	d9001617 	ldw	r4,88(sp)
 4003e78:	4006e900 	call	4006e90 <__pow5mult>
 4003e7c:	d8800715 	stw	r2,28(sp)
 4003e80:	003e4306 	br	4003790 <_dtoa_r+0x848>
 4003e84:	d9800f17 	ldw	r6,60(sp)
 4003e88:	d8800d17 	ldw	r2,52(sp)
 4003e8c:	d9800315 	stw	r6,12(sp)
 4003e90:	d8800415 	stw	r2,16(sp)
 4003e94:	d8c00b17 	ldw	r3,44(sp)
 4003e98:	1805003a 	cmpeq	r2,r3,zero
 4003e9c:	1000e21e 	bne	r2,zero,4004228 <_dtoa_r+0x12e0>
 4003ea0:	d9000317 	ldw	r4,12(sp)
 4003ea4:	0005883a 	mov	r2,zero
 4003ea8:	00cff834 	movhi	r3,16352
 4003eac:	200c90fa 	slli	r6,r4,3
 4003eb0:	01010074 	movhi	r4,1025
 4003eb4:	213bf704 	addi	r4,r4,-4132
 4003eb8:	180b883a 	mov	r5,r3
 4003ebc:	310d883a 	add	r6,r6,r4
 4003ec0:	327fff17 	ldw	r9,-4(r6)
 4003ec4:	323ffe17 	ldw	r8,-8(r6)
 4003ec8:	1009883a 	mov	r4,r2
 4003ecc:	480f883a 	mov	r7,r9
 4003ed0:	400d883a 	mov	r6,r8
 4003ed4:	40095cc0 	call	40095cc <__divdf3>
 4003ed8:	180b883a 	mov	r5,r3
 4003edc:	b00d883a 	mov	r6,r22
 4003ee0:	b80f883a 	mov	r7,r23
 4003ee4:	1009883a 	mov	r4,r2
 4003ee8:	40091140 	call	4009114 <__subdf3>
 4003eec:	a80b883a 	mov	r5,r21
 4003ef0:	a009883a 	mov	r4,r20
 4003ef4:	d8c01915 	stw	r3,100(sp)
 4003ef8:	d8801815 	stw	r2,96(sp)
 4003efc:	4009bc40 	call	4009bc4 <__fixdfsi>
 4003f00:	1009883a 	mov	r4,r2
 4003f04:	1027883a 	mov	r19,r2
 4003f08:	4009acc0 	call	4009acc <__floatsidf>
 4003f0c:	a80b883a 	mov	r5,r21
 4003f10:	a009883a 	mov	r4,r20
 4003f14:	180f883a 	mov	r7,r3
 4003f18:	100d883a 	mov	r6,r2
 4003f1c:	40091140 	call	4009114 <__subdf3>
 4003f20:	d9801817 	ldw	r6,96(sp)
 4003f24:	1823883a 	mov	r17,r3
 4003f28:	d8801415 	stw	r2,80(sp)
 4003f2c:	302d883a 	mov	r22,r6
 4003f30:	d9800517 	ldw	r6,20(sp)
 4003f34:	9cc00c04 	addi	r19,r19,48
 4003f38:	dc401515 	stw	r17,84(sp)
 4003f3c:	d8c01917 	ldw	r3,100(sp)
 4003f40:	34c00005 	stb	r19,0(r6)
 4003f44:	d8800517 	ldw	r2,20(sp)
 4003f48:	d9401917 	ldw	r5,100(sp)
 4003f4c:	d9801417 	ldw	r6,80(sp)
 4003f50:	b009883a 	mov	r4,r22
 4003f54:	880f883a 	mov	r7,r17
 4003f58:	182f883a 	mov	r23,r3
 4003f5c:	17000044 	addi	fp,r2,1
 4003f60:	40099340 	call	4009934 <__gtdf2>
 4003f64:	00804e16 	blt	zero,r2,40040a0 <_dtoa_r+0x1158>
 4003f68:	d9801417 	ldw	r6,80(sp)
 4003f6c:	0005883a 	mov	r2,zero
 4003f70:	00cffc34 	movhi	r3,16368
 4003f74:	180b883a 	mov	r5,r3
 4003f78:	880f883a 	mov	r7,r17
 4003f7c:	1009883a 	mov	r4,r2
 4003f80:	40091140 	call	4009114 <__subdf3>
 4003f84:	d9401917 	ldw	r5,100(sp)
 4003f88:	180f883a 	mov	r7,r3
 4003f8c:	b009883a 	mov	r4,r22
 4003f90:	100d883a 	mov	r6,r2
 4003f94:	40099340 	call	4009934 <__gtdf2>
 4003f98:	00bda216 	blt	zero,r2,4003624 <_dtoa_r+0x6dc>
 4003f9c:	d8c00317 	ldw	r3,12(sp)
 4003fa0:	00800044 	movi	r2,1
 4003fa4:	10c01216 	blt	r2,r3,4003ff0 <_dtoa_r+0x10a8>
 4003fa8:	003d4506 	br	40034c0 <_dtoa_r+0x578>
 4003fac:	d9801417 	ldw	r6,80(sp)
 4003fb0:	0005883a 	mov	r2,zero
 4003fb4:	00cffc34 	movhi	r3,16368
 4003fb8:	180b883a 	mov	r5,r3
 4003fbc:	880f883a 	mov	r7,r17
 4003fc0:	1009883a 	mov	r4,r2
 4003fc4:	40091140 	call	4009114 <__subdf3>
 4003fc8:	d9c01b17 	ldw	r7,108(sp)
 4003fcc:	180b883a 	mov	r5,r3
 4003fd0:	1009883a 	mov	r4,r2
 4003fd4:	b00d883a 	mov	r6,r22
 4003fd8:	4009a440 	call	4009a44 <__ltdf2>
 4003fdc:	103d9116 	blt	r2,zero,4003624 <_dtoa_r+0x6dc>
 4003fe0:	d9800517 	ldw	r6,20(sp)
 4003fe4:	d9000317 	ldw	r4,12(sp)
 4003fe8:	3105883a 	add	r2,r6,r4
 4003fec:	e0bd3426 	beq	fp,r2,40034c0 <_dtoa_r+0x578>
 4003ff0:	04500934 	movhi	r17,16420
 4003ff4:	0021883a 	mov	r16,zero
 4003ff8:	b80b883a 	mov	r5,r23
 4003ffc:	b009883a 	mov	r4,r22
 4004000:	800d883a 	mov	r6,r16
 4004004:	880f883a 	mov	r7,r17
 4004008:	40092080 	call	4009208 <__muldf3>
 400400c:	d9401517 	ldw	r5,84(sp)
 4004010:	d9001417 	ldw	r4,80(sp)
 4004014:	880f883a 	mov	r7,r17
 4004018:	000d883a 	mov	r6,zero
 400401c:	d8801a15 	stw	r2,104(sp)
 4004020:	d8c01b15 	stw	r3,108(sp)
 4004024:	40092080 	call	4009208 <__muldf3>
 4004028:	180b883a 	mov	r5,r3
 400402c:	1009883a 	mov	r4,r2
 4004030:	1823883a 	mov	r17,r3
 4004034:	1021883a 	mov	r16,r2
 4004038:	4009bc40 	call	4009bc4 <__fixdfsi>
 400403c:	1009883a 	mov	r4,r2
 4004040:	102b883a 	mov	r21,r2
 4004044:	4009acc0 	call	4009acc <__floatsidf>
 4004048:	880b883a 	mov	r5,r17
 400404c:	8009883a 	mov	r4,r16
 4004050:	180f883a 	mov	r7,r3
 4004054:	100d883a 	mov	r6,r2
 4004058:	40091140 	call	4009114 <__subdf3>
 400405c:	1021883a 	mov	r16,r2
 4004060:	d9001b17 	ldw	r4,108(sp)
 4004064:	1823883a 	mov	r17,r3
 4004068:	dc001415 	stw	r16,80(sp)
 400406c:	ad400c04 	addi	r21,r21,48
 4004070:	dc401515 	stw	r17,84(sp)
 4004074:	d8801a17 	ldw	r2,104(sp)
 4004078:	e5400005 	stb	r21,0(fp)
 400407c:	202f883a 	mov	r23,r4
 4004080:	d9c01b17 	ldw	r7,108(sp)
 4004084:	d9001417 	ldw	r4,80(sp)
 4004088:	880b883a 	mov	r5,r17
 400408c:	100d883a 	mov	r6,r2
 4004090:	102d883a 	mov	r22,r2
 4004094:	e7000044 	addi	fp,fp,1
 4004098:	4009a440 	call	4009a44 <__ltdf2>
 400409c:	103fc30e 	bge	r2,zero,4003fac <_dtoa_r+0x1064>
 40040a0:	d9000417 	ldw	r4,16(sp)
 40040a4:	d9000d15 	stw	r4,52(sp)
 40040a8:	003d7106 	br	4003670 <_dtoa_r+0x728>
 40040ac:	d9801717 	ldw	r6,92(sp)
 40040b0:	00800084 	movi	r2,2
 40040b4:	11bde60e 	bge	r2,r6,4003850 <_dtoa_r+0x908>
 40040b8:	203cfb1e 	bne	r4,zero,40034a8 <_dtoa_r+0x560>
 40040bc:	d9001617 	ldw	r4,88(sp)
 40040c0:	900b883a 	mov	r5,r18
 40040c4:	01800144 	movi	r6,5
 40040c8:	000f883a 	mov	r7,zero
 40040cc:	4006d900 	call	4006d90 <__multadd>
 40040d0:	d9000717 	ldw	r4,28(sp)
 40040d4:	100b883a 	mov	r5,r2
 40040d8:	1025883a 	mov	r18,r2
 40040dc:	40062380 	call	4006238 <__mcmp>
 40040e0:	00bcf10e 	bge	zero,r2,40034a8 <_dtoa_r+0x560>
 40040e4:	d8c00d17 	ldw	r3,52(sp)
 40040e8:	d9000517 	ldw	r4,20(sp)
 40040ec:	d8000615 	stw	zero,24(sp)
 40040f0:	18c00044 	addi	r3,r3,1
 40040f4:	d8c00d15 	stw	r3,52(sp)
 40040f8:	00800c44 	movi	r2,49
 40040fc:	27000044 	addi	fp,r4,1
 4004100:	20800005 	stb	r2,0(r4)
 4004104:	003e8906 	br	4003b2c <_dtoa_r+0xbe4>
 4004108:	d8c00517 	ldw	r3,20(sp)
 400410c:	003bc206 	br	4003018 <_dtoa_r+0xd0>
 4004110:	01810074 	movhi	r6,1025
 4004114:	31bc2904 	addi	r6,r6,-3932
 4004118:	30c00917 	ldw	r3,36(r6)
 400411c:	30800817 	ldw	r2,32(r6)
 4004120:	d9001217 	ldw	r4,72(sp)
 4004124:	d9401317 	ldw	r5,76(sp)
 4004128:	180f883a 	mov	r7,r3
 400412c:	100d883a 	mov	r6,r2
 4004130:	40095cc0 	call	40095cc <__divdf3>
 4004134:	948003cc 	andi	r18,r18,15
 4004138:	058000c4 	movi	r22,3
 400413c:	1029883a 	mov	r20,r2
 4004140:	182b883a 	mov	r21,r3
 4004144:	003c8906 	br	400336c <_dtoa_r+0x424>
 4004148:	d9001017 	ldw	r4,64(sp)
 400414c:	d9800917 	ldw	r6,36(sp)
 4004150:	0025883a 	mov	r18,zero
 4004154:	1105c83a 	sub	r2,r2,r4
 4004158:	2089883a 	add	r4,r4,r2
 400415c:	308d883a 	add	r6,r6,r2
 4004160:	d9001015 	stw	r4,64(sp)
 4004164:	d9800915 	stw	r6,36(sp)
 4004168:	003e3206 	br	4003a34 <_dtoa_r+0xaec>
 400416c:	28800044 	addi	r2,r5,1
 4004170:	27000044 	addi	fp,r4,1
 4004174:	20800005 	stb	r2,0(r4)
 4004178:	003e6c06 	br	4003b2c <_dtoa_r+0xbe4>
 400417c:	d8800f17 	ldw	r2,60(sp)
 4004180:	00bce016 	blt	zero,r2,4003504 <_dtoa_r+0x5bc>
 4004184:	d9800f17 	ldw	r6,60(sp)
 4004188:	303cc51e 	bne	r6,zero,40034a0 <_dtoa_r+0x558>
 400418c:	0005883a 	mov	r2,zero
 4004190:	00d00534 	movhi	r3,16404
 4004194:	980b883a 	mov	r5,r19
 4004198:	180f883a 	mov	r7,r3
 400419c:	9009883a 	mov	r4,r18
 40041a0:	100d883a 	mov	r6,r2
 40041a4:	40092080 	call	4009208 <__muldf3>
 40041a8:	180b883a 	mov	r5,r3
 40041ac:	a80f883a 	mov	r7,r21
 40041b0:	1009883a 	mov	r4,r2
 40041b4:	a00d883a 	mov	r6,r20
 40041b8:	40099bc0 	call	40099bc <__gedf2>
 40041bc:	103cb80e 	bge	r2,zero,40034a0 <_dtoa_r+0x558>
 40041c0:	0027883a 	mov	r19,zero
 40041c4:	0025883a 	mov	r18,zero
 40041c8:	003fc606 	br	40040e4 <_dtoa_r+0x119c>
 40041cc:	99400117 	ldw	r5,4(r19)
 40041d0:	d9001617 	ldw	r4,88(sp)
 40041d4:	400665c0 	call	400665c <_Balloc>
 40041d8:	99800417 	ldw	r6,16(r19)
 40041dc:	11000304 	addi	r4,r2,12
 40041e0:	99400304 	addi	r5,r19,12
 40041e4:	318d883a 	add	r6,r6,r6
 40041e8:	318d883a 	add	r6,r6,r6
 40041ec:	31800204 	addi	r6,r6,8
 40041f0:	1023883a 	mov	r17,r2
 40041f4:	4005ec40 	call	4005ec4 <memcpy>
 40041f8:	d9001617 	ldw	r4,88(sp)
 40041fc:	880b883a 	mov	r5,r17
 4004200:	01800044 	movi	r6,1
 4004204:	4006a200 	call	4006a20 <__lshift>
 4004208:	100b883a 	mov	r5,r2
 400420c:	003d9c06 	br	4003880 <_dtoa_r+0x938>
 4004210:	00800e44 	movi	r2,57
 4004214:	b8807026 	beq	r23,r2,40043d8 <_dtoa_r+0x1490>
 4004218:	b8800044 	addi	r2,r23,1
 400421c:	b7000044 	addi	fp,r22,1
 4004220:	b0800005 	stb	r2,0(r22)
 4004224:	003e4106 	br	4003b2c <_dtoa_r+0xbe4>
 4004228:	d8800317 	ldw	r2,12(sp)
 400422c:	01810074 	movhi	r6,1025
 4004230:	31bbf704 	addi	r6,r6,-4132
 4004234:	b009883a 	mov	r4,r22
 4004238:	100e90fa 	slli	r7,r2,3
 400423c:	b80b883a 	mov	r5,r23
 4004240:	398f883a 	add	r7,r7,r6
 4004244:	38bffe17 	ldw	r2,-8(r7)
 4004248:	d9800517 	ldw	r6,20(sp)
 400424c:	38ffff17 	ldw	r3,-4(r7)
 4004250:	37000044 	addi	fp,r6,1
 4004254:	180f883a 	mov	r7,r3
 4004258:	100d883a 	mov	r6,r2
 400425c:	40092080 	call	4009208 <__muldf3>
 4004260:	a80b883a 	mov	r5,r21
 4004264:	a009883a 	mov	r4,r20
 4004268:	182f883a 	mov	r23,r3
 400426c:	102d883a 	mov	r22,r2
 4004270:	4009bc40 	call	4009bc4 <__fixdfsi>
 4004274:	1009883a 	mov	r4,r2
 4004278:	1027883a 	mov	r19,r2
 400427c:	4009acc0 	call	4009acc <__floatsidf>
 4004280:	a80b883a 	mov	r5,r21
 4004284:	a009883a 	mov	r4,r20
 4004288:	180f883a 	mov	r7,r3
 400428c:	100d883a 	mov	r6,r2
 4004290:	40091140 	call	4009114 <__subdf3>
 4004294:	180b883a 	mov	r5,r3
 4004298:	d8c00517 	ldw	r3,20(sp)
 400429c:	9cc00c04 	addi	r19,r19,48
 40042a0:	1009883a 	mov	r4,r2
 40042a4:	1cc00005 	stb	r19,0(r3)
 40042a8:	2021883a 	mov	r16,r4
 40042ac:	d9000317 	ldw	r4,12(sp)
 40042b0:	00800044 	movi	r2,1
 40042b4:	2823883a 	mov	r17,r5
 40042b8:	20802226 	beq	r4,r2,4004344 <_dtoa_r+0x13fc>
 40042bc:	1029883a 	mov	r20,r2
 40042c0:	0005883a 	mov	r2,zero
 40042c4:	00d00934 	movhi	r3,16420
 40042c8:	180f883a 	mov	r7,r3
 40042cc:	100d883a 	mov	r6,r2
 40042d0:	880b883a 	mov	r5,r17
 40042d4:	8009883a 	mov	r4,r16
 40042d8:	40092080 	call	4009208 <__muldf3>
 40042dc:	180b883a 	mov	r5,r3
 40042e0:	1009883a 	mov	r4,r2
 40042e4:	1823883a 	mov	r17,r3
 40042e8:	1021883a 	mov	r16,r2
 40042ec:	4009bc40 	call	4009bc4 <__fixdfsi>
 40042f0:	1009883a 	mov	r4,r2
 40042f4:	102b883a 	mov	r21,r2
 40042f8:	4009acc0 	call	4009acc <__floatsidf>
 40042fc:	880b883a 	mov	r5,r17
 4004300:	8009883a 	mov	r4,r16
 4004304:	180f883a 	mov	r7,r3
 4004308:	100d883a 	mov	r6,r2
 400430c:	40091140 	call	4009114 <__subdf3>
 4004310:	180b883a 	mov	r5,r3
 4004314:	d8c00517 	ldw	r3,20(sp)
 4004318:	1009883a 	mov	r4,r2
 400431c:	ad400c04 	addi	r21,r21,48
 4004320:	1d05883a 	add	r2,r3,r20
 4004324:	15400005 	stb	r21,0(r2)
 4004328:	2021883a 	mov	r16,r4
 400432c:	d9000317 	ldw	r4,12(sp)
 4004330:	a5000044 	addi	r20,r20,1
 4004334:	2823883a 	mov	r17,r5
 4004338:	a13fe11e 	bne	r20,r4,40042c0 <_dtoa_r+0x1378>
 400433c:	e505883a 	add	r2,fp,r20
 4004340:	173fffc4 	addi	fp,r2,-1
 4004344:	0025883a 	mov	r18,zero
 4004348:	04cff834 	movhi	r19,16352
 400434c:	b009883a 	mov	r4,r22
 4004350:	b80b883a 	mov	r5,r23
 4004354:	900d883a 	mov	r6,r18
 4004358:	980f883a 	mov	r7,r19
 400435c:	40091940 	call	4009194 <__adddf3>
 4004360:	180b883a 	mov	r5,r3
 4004364:	1009883a 	mov	r4,r2
 4004368:	800d883a 	mov	r6,r16
 400436c:	880f883a 	mov	r7,r17
 4004370:	4009a440 	call	4009a44 <__ltdf2>
 4004374:	103cab16 	blt	r2,zero,4003624 <_dtoa_r+0x6dc>
 4004378:	0009883a 	mov	r4,zero
 400437c:	980b883a 	mov	r5,r19
 4004380:	b80f883a 	mov	r7,r23
 4004384:	b00d883a 	mov	r6,r22
 4004388:	40091140 	call	4009114 <__subdf3>
 400438c:	180b883a 	mov	r5,r3
 4004390:	880f883a 	mov	r7,r17
 4004394:	1009883a 	mov	r4,r2
 4004398:	800d883a 	mov	r6,r16
 400439c:	40099340 	call	4009934 <__gtdf2>
 40043a0:	00bc470e 	bge	zero,r2,40034c0 <_dtoa_r+0x578>
 40043a4:	00c00c04 	movi	r3,48
 40043a8:	e73fffc4 	addi	fp,fp,-1
 40043ac:	e0800007 	ldb	r2,0(fp)
 40043b0:	10fffd26 	beq	r2,r3,40043a8 <_dtoa_r+0x1460>
 40043b4:	d9800417 	ldw	r6,16(sp)
 40043b8:	e7000044 	addi	fp,fp,1
 40043bc:	d9800d15 	stw	r6,52(sp)
 40043c0:	003cab06 	br	4003670 <_dtoa_r+0x728>
 40043c4:	d8c00f17 	ldw	r3,60(sp)
 40043c8:	d9001117 	ldw	r4,68(sp)
 40043cc:	20e1c83a 	sub	r16,r4,r3
 40043d0:	0007883a 	mov	r3,zero
 40043d4:	003d9b06 	br	4003a44 <_dtoa_r+0xafc>
 40043d8:	00800e44 	movi	r2,57
 40043dc:	b0800005 	stb	r2,0(r22)
 40043e0:	b5800044 	addi	r22,r22,1
 40043e4:	003dc106 	br	4003aec <_dtoa_r+0xba4>
 40043e8:	05800084 	movi	r22,2
 40043ec:	003bf706 	br	40033cc <_dtoa_r+0x484>
 40043f0:	d9000f17 	ldw	r4,60(sp)
 40043f4:	013c000e 	bge	zero,r4,40033f8 <_dtoa_r+0x4b0>
 40043f8:	d9800e17 	ldw	r6,56(sp)
 40043fc:	01bc300e 	bge	zero,r6,40034c0 <_dtoa_r+0x578>
 4004400:	0005883a 	mov	r2,zero
 4004404:	00d00934 	movhi	r3,16420
 4004408:	a80b883a 	mov	r5,r21
 400440c:	180f883a 	mov	r7,r3
 4004410:	a009883a 	mov	r4,r20
 4004414:	100d883a 	mov	r6,r2
 4004418:	40092080 	call	4009208 <__muldf3>
 400441c:	b1000044 	addi	r4,r22,1
 4004420:	1021883a 	mov	r16,r2
 4004424:	1823883a 	mov	r17,r3
 4004428:	4009acc0 	call	4009acc <__floatsidf>
 400442c:	880b883a 	mov	r5,r17
 4004430:	8009883a 	mov	r4,r16
 4004434:	180f883a 	mov	r7,r3
 4004438:	100d883a 	mov	r6,r2
 400443c:	40092080 	call	4009208 <__muldf3>
 4004440:	0011883a 	mov	r8,zero
 4004444:	02500734 	movhi	r9,16412
 4004448:	180b883a 	mov	r5,r3
 400444c:	480f883a 	mov	r7,r9
 4004450:	1009883a 	mov	r4,r2
 4004454:	400d883a 	mov	r6,r8
 4004458:	40091940 	call	4009194 <__adddf3>
 400445c:	102d883a 	mov	r22,r2
 4004460:	00bf3034 	movhi	r2,64704
 4004464:	10ef883a 	add	r23,r2,r3
 4004468:	d8800d17 	ldw	r2,52(sp)
 400446c:	d8c00e17 	ldw	r3,56(sp)
 4004470:	8029883a 	mov	r20,r16
 4004474:	10bfffc4 	addi	r2,r2,-1
 4004478:	882b883a 	mov	r21,r17
 400447c:	d8800415 	stw	r2,16(sp)
 4004480:	d8c00315 	stw	r3,12(sp)
 4004484:	003e8306 	br	4003e94 <_dtoa_r+0xf4c>
 4004488:	d8800117 	ldw	r2,4(sp)
 400448c:	dc001117 	ldw	r16,68(sp)
 4004490:	dc801017 	ldw	r18,64(sp)
 4004494:	00c00d84 	movi	r3,54
 4004498:	1887c83a 	sub	r3,r3,r2
 400449c:	003d6906 	br	4003a44 <_dtoa_r+0xafc>
 40044a0:	01800044 	movi	r6,1
 40044a4:	3021883a 	mov	r16,r6
 40044a8:	d9800f15 	stw	r6,60(sp)
 40044ac:	d9802615 	stw	r6,152(sp)
 40044b0:	d9800e15 	stw	r6,56(sp)
 40044b4:	003b9306 	br	4003304 <_dtoa_r+0x3bc>
 40044b8:	b021883a 	mov	r16,r22
 40044bc:	dd800f15 	stw	r22,60(sp)
 40044c0:	003b9006 	br	4003304 <_dtoa_r+0x3bc>
 40044c4:	103e221e 	bne	r2,zero,4003d50 <_dtoa_r+0xe08>
 40044c8:	b880004c 	andi	r2,r23,1
 40044cc:	1005003a 	cmpeq	r2,r2,zero
 40044d0:	103e1f1e 	bne	r2,zero,4003d50 <_dtoa_r+0xe08>
 40044d4:	003e1b06 	br	4003d44 <_dtoa_r+0xdfc>
 40044d8:	d9001617 	ldw	r4,88(sp)
 40044dc:	980b883a 	mov	r5,r19
 40044e0:	01800284 	movi	r6,10
 40044e4:	000f883a 	mov	r7,zero
 40044e8:	4006d900 	call	4006d90 <__multadd>
 40044ec:	d8c00e17 	ldw	r3,56(sp)
 40044f0:	1027883a 	mov	r19,r2
 40044f4:	d8c00f15 	stw	r3,60(sp)
 40044f8:	003cd306 	br	4003848 <_dtoa_r+0x900>

040044fc <_fflush_r>:
 40044fc:	defffb04 	addi	sp,sp,-20
 4004500:	dcc00315 	stw	r19,12(sp)
 4004504:	dc800215 	stw	r18,8(sp)
 4004508:	dfc00415 	stw	ra,16(sp)
 400450c:	dc400115 	stw	r17,4(sp)
 4004510:	dc000015 	stw	r16,0(sp)
 4004514:	2027883a 	mov	r19,r4
 4004518:	2825883a 	mov	r18,r5
 400451c:	20000226 	beq	r4,zero,4004528 <_fflush_r+0x2c>
 4004520:	20800e17 	ldw	r2,56(r4)
 4004524:	10005626 	beq	r2,zero,4004680 <_fflush_r+0x184>
 4004528:	9100030b 	ldhu	r4,12(r18)
 400452c:	20ffffcc 	andi	r3,r4,65535
 4004530:	18e0001c 	xori	r3,r3,32768
 4004534:	18e00004 	addi	r3,r3,-32768
 4004538:	1880020c 	andi	r2,r3,8
 400453c:	1000261e 	bne	r2,zero,40045d8 <_fflush_r+0xdc>
 4004540:	90c00117 	ldw	r3,4(r18)
 4004544:	20820014 	ori	r2,r4,2048
 4004548:	9080030d 	sth	r2,12(r18)
 400454c:	1009883a 	mov	r4,r2
 4004550:	00c0400e 	bge	zero,r3,4004654 <_fflush_r+0x158>
 4004554:	92000a17 	ldw	r8,40(r18)
 4004558:	40004026 	beq	r8,zero,400465c <_fflush_r+0x160>
 400455c:	2084000c 	andi	r2,r4,4096
 4004560:	10005326 	beq	r2,zero,40046b0 <_fflush_r+0x1b4>
 4004564:	94001417 	ldw	r16,80(r18)
 4004568:	9080030b 	ldhu	r2,12(r18)
 400456c:	1080010c 	andi	r2,r2,4
 4004570:	1000481e 	bne	r2,zero,4004694 <_fflush_r+0x198>
 4004574:	91400717 	ldw	r5,28(r18)
 4004578:	9809883a 	mov	r4,r19
 400457c:	800d883a 	mov	r6,r16
 4004580:	000f883a 	mov	r7,zero
 4004584:	403ee83a 	callr	r8
 4004588:	8080261e 	bne	r16,r2,4004624 <_fflush_r+0x128>
 400458c:	9080030b 	ldhu	r2,12(r18)
 4004590:	91000417 	ldw	r4,16(r18)
 4004594:	90000115 	stw	zero,4(r18)
 4004598:	10bdffcc 	andi	r2,r2,63487
 400459c:	10ffffcc 	andi	r3,r2,65535
 40045a0:	18c4000c 	andi	r3,r3,4096
 40045a4:	9080030d 	sth	r2,12(r18)
 40045a8:	91000015 	stw	r4,0(r18)
 40045ac:	18002b26 	beq	r3,zero,400465c <_fflush_r+0x160>
 40045b0:	0007883a 	mov	r3,zero
 40045b4:	1805883a 	mov	r2,r3
 40045b8:	94001415 	stw	r16,80(r18)
 40045bc:	dfc00417 	ldw	ra,16(sp)
 40045c0:	dcc00317 	ldw	r19,12(sp)
 40045c4:	dc800217 	ldw	r18,8(sp)
 40045c8:	dc400117 	ldw	r17,4(sp)
 40045cc:	dc000017 	ldw	r16,0(sp)
 40045d0:	dec00504 	addi	sp,sp,20
 40045d4:	f800283a 	ret
 40045d8:	94400417 	ldw	r17,16(r18)
 40045dc:	88001f26 	beq	r17,zero,400465c <_fflush_r+0x160>
 40045e0:	90800017 	ldw	r2,0(r18)
 40045e4:	18c000cc 	andi	r3,r3,3
 40045e8:	94400015 	stw	r17,0(r18)
 40045ec:	1461c83a 	sub	r16,r2,r17
 40045f0:	18002526 	beq	r3,zero,4004688 <_fflush_r+0x18c>
 40045f4:	0005883a 	mov	r2,zero
 40045f8:	90800215 	stw	r2,8(r18)
 40045fc:	0400170e 	bge	zero,r16,400465c <_fflush_r+0x160>
 4004600:	90c00917 	ldw	r3,36(r18)
 4004604:	91400717 	ldw	r5,28(r18)
 4004608:	880d883a 	mov	r6,r17
 400460c:	800f883a 	mov	r7,r16
 4004610:	9809883a 	mov	r4,r19
 4004614:	183ee83a 	callr	r3
 4004618:	88a3883a 	add	r17,r17,r2
 400461c:	80a1c83a 	sub	r16,r16,r2
 4004620:	00bff616 	blt	zero,r2,40045fc <_fflush_r+0x100>
 4004624:	9080030b 	ldhu	r2,12(r18)
 4004628:	00ffffc4 	movi	r3,-1
 400462c:	10801014 	ori	r2,r2,64
 4004630:	9080030d 	sth	r2,12(r18)
 4004634:	1805883a 	mov	r2,r3
 4004638:	dfc00417 	ldw	ra,16(sp)
 400463c:	dcc00317 	ldw	r19,12(sp)
 4004640:	dc800217 	ldw	r18,8(sp)
 4004644:	dc400117 	ldw	r17,4(sp)
 4004648:	dc000017 	ldw	r16,0(sp)
 400464c:	dec00504 	addi	sp,sp,20
 4004650:	f800283a 	ret
 4004654:	90800f17 	ldw	r2,60(r18)
 4004658:	00bfbe16 	blt	zero,r2,4004554 <_fflush_r+0x58>
 400465c:	0007883a 	mov	r3,zero
 4004660:	1805883a 	mov	r2,r3
 4004664:	dfc00417 	ldw	ra,16(sp)
 4004668:	dcc00317 	ldw	r19,12(sp)
 400466c:	dc800217 	ldw	r18,8(sp)
 4004670:	dc400117 	ldw	r17,4(sp)
 4004674:	dc000017 	ldw	r16,0(sp)
 4004678:	dec00504 	addi	sp,sp,20
 400467c:	f800283a 	ret
 4004680:	40047940 	call	4004794 <__sinit>
 4004684:	003fa806 	br	4004528 <_fflush_r+0x2c>
 4004688:	90800517 	ldw	r2,20(r18)
 400468c:	90800215 	stw	r2,8(r18)
 4004690:	003fda06 	br	40045fc <_fflush_r+0x100>
 4004694:	90800117 	ldw	r2,4(r18)
 4004698:	90c00c17 	ldw	r3,48(r18)
 400469c:	80a1c83a 	sub	r16,r16,r2
 40046a0:	183fb426 	beq	r3,zero,4004574 <_fflush_r+0x78>
 40046a4:	90800f17 	ldw	r2,60(r18)
 40046a8:	80a1c83a 	sub	r16,r16,r2
 40046ac:	003fb106 	br	4004574 <_fflush_r+0x78>
 40046b0:	91400717 	ldw	r5,28(r18)
 40046b4:	9809883a 	mov	r4,r19
 40046b8:	000d883a 	mov	r6,zero
 40046bc:	01c00044 	movi	r7,1
 40046c0:	403ee83a 	callr	r8
 40046c4:	1021883a 	mov	r16,r2
 40046c8:	00bfffc4 	movi	r2,-1
 40046cc:	80800226 	beq	r16,r2,40046d8 <_fflush_r+0x1dc>
 40046d0:	92000a17 	ldw	r8,40(r18)
 40046d4:	003fa406 	br	4004568 <_fflush_r+0x6c>
 40046d8:	98c00017 	ldw	r3,0(r19)
 40046dc:	00800744 	movi	r2,29
 40046e0:	18bfde26 	beq	r3,r2,400465c <_fflush_r+0x160>
 40046e4:	9080030b 	ldhu	r2,12(r18)
 40046e8:	8007883a 	mov	r3,r16
 40046ec:	10801014 	ori	r2,r2,64
 40046f0:	9080030d 	sth	r2,12(r18)
 40046f4:	003fcf06 	br	4004634 <_fflush_r+0x138>

040046f8 <fflush>:
 40046f8:	01410034 	movhi	r5,1024
 40046fc:	29513f04 	addi	r5,r5,17660
 4004700:	2007883a 	mov	r3,r4
 4004704:	20000526 	beq	r4,zero,400471c <fflush+0x24>
 4004708:	00810074 	movhi	r2,1025
 400470c:	10838704 	addi	r2,r2,3612
 4004710:	11000017 	ldw	r4,0(r2)
 4004714:	180b883a 	mov	r5,r3
 4004718:	40044fc1 	jmpi	40044fc <_fflush_r>
 400471c:	00810074 	movhi	r2,1025
 4004720:	10838804 	addi	r2,r2,3616
 4004724:	11000017 	ldw	r4,0(r2)
 4004728:	40052c81 	jmpi	40052c8 <_fwalk_reent>

0400472c <std>:
 400472c:	00810034 	movhi	r2,1024
 4004730:	109e6404 	addi	r2,r2,31120
 4004734:	20800b15 	stw	r2,44(r4)
 4004738:	00810034 	movhi	r2,1024
 400473c:	109e9f04 	addi	r2,r2,31356
 4004740:	20800815 	stw	r2,32(r4)
 4004744:	00c10034 	movhi	r3,1024
 4004748:	18de8004 	addi	r3,r3,31232
 400474c:	00810034 	movhi	r2,1024
 4004750:	109e6604 	addi	r2,r2,31128
 4004754:	2140030d 	sth	r5,12(r4)
 4004758:	2180038d 	sth	r6,14(r4)
 400475c:	20c00915 	stw	r3,36(r4)
 4004760:	20800a15 	stw	r2,40(r4)
 4004764:	20000015 	stw	zero,0(r4)
 4004768:	20000115 	stw	zero,4(r4)
 400476c:	20000215 	stw	zero,8(r4)
 4004770:	20000415 	stw	zero,16(r4)
 4004774:	20000515 	stw	zero,20(r4)
 4004778:	20000615 	stw	zero,24(r4)
 400477c:	21000715 	stw	r4,28(r4)
 4004780:	f800283a 	ret

04004784 <__sfp_lock_acquire>:
 4004784:	f800283a 	ret

04004788 <__sfp_lock_release>:
 4004788:	f800283a 	ret

0400478c <__sinit_lock_acquire>:
 400478c:	f800283a 	ret

04004790 <__sinit_lock_release>:
 4004790:	f800283a 	ret

04004794 <__sinit>:
 4004794:	20800e17 	ldw	r2,56(r4)
 4004798:	defffd04 	addi	sp,sp,-12
 400479c:	dc400115 	stw	r17,4(sp)
 40047a0:	dc000015 	stw	r16,0(sp)
 40047a4:	dfc00215 	stw	ra,8(sp)
 40047a8:	04400044 	movi	r17,1
 40047ac:	01400104 	movi	r5,4
 40047b0:	000d883a 	mov	r6,zero
 40047b4:	2021883a 	mov	r16,r4
 40047b8:	2200bb04 	addi	r8,r4,748
 40047bc:	200f883a 	mov	r7,r4
 40047c0:	10000526 	beq	r2,zero,40047d8 <__sinit+0x44>
 40047c4:	dfc00217 	ldw	ra,8(sp)
 40047c8:	dc400117 	ldw	r17,4(sp)
 40047cc:	dc000017 	ldw	r16,0(sp)
 40047d0:	dec00304 	addi	sp,sp,12
 40047d4:	f800283a 	ret
 40047d8:	21000117 	ldw	r4,4(r4)
 40047dc:	00810034 	movhi	r2,1024
 40047e0:	10921e04 	addi	r2,r2,18552
 40047e4:	00c000c4 	movi	r3,3
 40047e8:	80800f15 	stw	r2,60(r16)
 40047ec:	80c0b915 	stw	r3,740(r16)
 40047f0:	8200ba15 	stw	r8,744(r16)
 40047f4:	84400e15 	stw	r17,56(r16)
 40047f8:	8000b815 	stw	zero,736(r16)
 40047fc:	400472c0 	call	400472c <std>
 4004800:	81000217 	ldw	r4,8(r16)
 4004804:	880d883a 	mov	r6,r17
 4004808:	800f883a 	mov	r7,r16
 400480c:	01400284 	movi	r5,10
 4004810:	400472c0 	call	400472c <std>
 4004814:	81000317 	ldw	r4,12(r16)
 4004818:	800f883a 	mov	r7,r16
 400481c:	01400484 	movi	r5,18
 4004820:	01800084 	movi	r6,2
 4004824:	dfc00217 	ldw	ra,8(sp)
 4004828:	dc400117 	ldw	r17,4(sp)
 400482c:	dc000017 	ldw	r16,0(sp)
 4004830:	dec00304 	addi	sp,sp,12
 4004834:	400472c1 	jmpi	400472c <std>

04004838 <__fp_lock>:
 4004838:	0005883a 	mov	r2,zero
 400483c:	f800283a 	ret

04004840 <__fp_unlock>:
 4004840:	0005883a 	mov	r2,zero
 4004844:	f800283a 	ret

04004848 <__fp_unlock_all>:
 4004848:	00810074 	movhi	r2,1025
 400484c:	10838704 	addi	r2,r2,3612
 4004850:	11000017 	ldw	r4,0(r2)
 4004854:	01410034 	movhi	r5,1024
 4004858:	29521004 	addi	r5,r5,18496
 400485c:	40053901 	jmpi	4005390 <_fwalk>

04004860 <__fp_lock_all>:
 4004860:	00810074 	movhi	r2,1025
 4004864:	10838704 	addi	r2,r2,3612
 4004868:	11000017 	ldw	r4,0(r2)
 400486c:	01410034 	movhi	r5,1024
 4004870:	29520e04 	addi	r5,r5,18488
 4004874:	40053901 	jmpi	4005390 <_fwalk>

04004878 <_cleanup_r>:
 4004878:	01410034 	movhi	r5,1024
 400487c:	295fe404 	addi	r5,r5,32656
 4004880:	40053901 	jmpi	4005390 <_fwalk>

04004884 <_cleanup>:
 4004884:	00810074 	movhi	r2,1025
 4004888:	10838804 	addi	r2,r2,3616
 400488c:	11000017 	ldw	r4,0(r2)
 4004890:	40048781 	jmpi	4004878 <_cleanup_r>

04004894 <__sfmoreglue>:
 4004894:	defffc04 	addi	sp,sp,-16
 4004898:	dc400115 	stw	r17,4(sp)
 400489c:	2c401724 	muli	r17,r5,92
 40048a0:	dc800215 	stw	r18,8(sp)
 40048a4:	2825883a 	mov	r18,r5
 40048a8:	89400304 	addi	r5,r17,12
 40048ac:	dc000015 	stw	r16,0(sp)
 40048b0:	dfc00315 	stw	ra,12(sp)
 40048b4:	40056a00 	call	40056a0 <_malloc_r>
 40048b8:	0021883a 	mov	r16,zero
 40048bc:	880d883a 	mov	r6,r17
 40048c0:	000b883a 	mov	r5,zero
 40048c4:	10000626 	beq	r2,zero,40048e0 <__sfmoreglue+0x4c>
 40048c8:	11000304 	addi	r4,r2,12
 40048cc:	14800115 	stw	r18,4(r2)
 40048d0:	10000015 	stw	zero,0(r2)
 40048d4:	11000215 	stw	r4,8(r2)
 40048d8:	1021883a 	mov	r16,r2
 40048dc:	40060440 	call	4006044 <memset>
 40048e0:	8005883a 	mov	r2,r16
 40048e4:	dfc00317 	ldw	ra,12(sp)
 40048e8:	dc800217 	ldw	r18,8(sp)
 40048ec:	dc400117 	ldw	r17,4(sp)
 40048f0:	dc000017 	ldw	r16,0(sp)
 40048f4:	dec00404 	addi	sp,sp,16
 40048f8:	f800283a 	ret

040048fc <__sfp>:
 40048fc:	defffd04 	addi	sp,sp,-12
 4004900:	00810074 	movhi	r2,1025
 4004904:	10838804 	addi	r2,r2,3616
 4004908:	dc000015 	stw	r16,0(sp)
 400490c:	14000017 	ldw	r16,0(r2)
 4004910:	dc400115 	stw	r17,4(sp)
 4004914:	dfc00215 	stw	ra,8(sp)
 4004918:	80800e17 	ldw	r2,56(r16)
 400491c:	2023883a 	mov	r17,r4
 4004920:	10002626 	beq	r2,zero,40049bc <__sfp+0xc0>
 4004924:	8400b804 	addi	r16,r16,736
 4004928:	80800117 	ldw	r2,4(r16)
 400492c:	81000217 	ldw	r4,8(r16)
 4004930:	10ffffc4 	addi	r3,r2,-1
 4004934:	18000916 	blt	r3,zero,400495c <__sfp+0x60>
 4004938:	2080030f 	ldh	r2,12(r4)
 400493c:	10000b26 	beq	r2,zero,400496c <__sfp+0x70>
 4004940:	017fffc4 	movi	r5,-1
 4004944:	00000206 	br	4004950 <__sfp+0x54>
 4004948:	2080030f 	ldh	r2,12(r4)
 400494c:	10000726 	beq	r2,zero,400496c <__sfp+0x70>
 4004950:	18ffffc4 	addi	r3,r3,-1
 4004954:	21001704 	addi	r4,r4,92
 4004958:	197ffb1e 	bne	r3,r5,4004948 <__sfp+0x4c>
 400495c:	80800017 	ldw	r2,0(r16)
 4004960:	10001926 	beq	r2,zero,40049c8 <__sfp+0xcc>
 4004964:	1021883a 	mov	r16,r2
 4004968:	003fef06 	br	4004928 <__sfp+0x2c>
 400496c:	00bfffc4 	movi	r2,-1
 4004970:	00c00044 	movi	r3,1
 4004974:	2080038d 	sth	r2,14(r4)
 4004978:	20c0030d 	sth	r3,12(r4)
 400497c:	20000015 	stw	zero,0(r4)
 4004980:	20000215 	stw	zero,8(r4)
 4004984:	20000115 	stw	zero,4(r4)
 4004988:	20000415 	stw	zero,16(r4)
 400498c:	20000515 	stw	zero,20(r4)
 4004990:	20000615 	stw	zero,24(r4)
 4004994:	20000c15 	stw	zero,48(r4)
 4004998:	20000d15 	stw	zero,52(r4)
 400499c:	20001115 	stw	zero,68(r4)
 40049a0:	20001215 	stw	zero,72(r4)
 40049a4:	2005883a 	mov	r2,r4
 40049a8:	dfc00217 	ldw	ra,8(sp)
 40049ac:	dc400117 	ldw	r17,4(sp)
 40049b0:	dc000017 	ldw	r16,0(sp)
 40049b4:	dec00304 	addi	sp,sp,12
 40049b8:	f800283a 	ret
 40049bc:	8009883a 	mov	r4,r16
 40049c0:	40047940 	call	4004794 <__sinit>
 40049c4:	003fd706 	br	4004924 <__sfp+0x28>
 40049c8:	8809883a 	mov	r4,r17
 40049cc:	01400104 	movi	r5,4
 40049d0:	40048940 	call	4004894 <__sfmoreglue>
 40049d4:	80800015 	stw	r2,0(r16)
 40049d8:	103fe21e 	bne	r2,zero,4004964 <__sfp+0x68>
 40049dc:	00800304 	movi	r2,12
 40049e0:	0009883a 	mov	r4,zero
 40049e4:	88800015 	stw	r2,0(r17)
 40049e8:	003fee06 	br	40049a4 <__sfp+0xa8>

040049ec <_malloc_trim_r>:
 40049ec:	defffb04 	addi	sp,sp,-20
 40049f0:	dcc00315 	stw	r19,12(sp)
 40049f4:	04c10074 	movhi	r19,1025
 40049f8:	9cfda004 	addi	r19,r19,-2432
 40049fc:	dc800215 	stw	r18,8(sp)
 4004a00:	dc400115 	stw	r17,4(sp)
 4004a04:	dc000015 	stw	r16,0(sp)
 4004a08:	2823883a 	mov	r17,r5
 4004a0c:	2025883a 	mov	r18,r4
 4004a10:	dfc00415 	stw	ra,16(sp)
 4004a14:	400ac2c0 	call	400ac2c <__malloc_lock>
 4004a18:	98800217 	ldw	r2,8(r19)
 4004a1c:	9009883a 	mov	r4,r18
 4004a20:	000b883a 	mov	r5,zero
 4004a24:	10c00117 	ldw	r3,4(r2)
 4004a28:	00bfff04 	movi	r2,-4
 4004a2c:	18a0703a 	and	r16,r3,r2
 4004a30:	8463c83a 	sub	r17,r16,r17
 4004a34:	8c43fbc4 	addi	r17,r17,4079
 4004a38:	8822d33a 	srli	r17,r17,12
 4004a3c:	0083ffc4 	movi	r2,4095
 4004a40:	8c7fffc4 	addi	r17,r17,-1
 4004a44:	8822933a 	slli	r17,r17,12
 4004a48:	1440060e 	bge	r2,r17,4004a64 <_malloc_trim_r+0x78>
 4004a4c:	40079200 	call	4007920 <_sbrk_r>
 4004a50:	98c00217 	ldw	r3,8(r19)
 4004a54:	9009883a 	mov	r4,r18
 4004a58:	044bc83a 	sub	r5,zero,r17
 4004a5c:	80c7883a 	add	r3,r16,r3
 4004a60:	10c00926 	beq	r2,r3,4004a88 <_malloc_trim_r+0x9c>
 4004a64:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4004a68:	0005883a 	mov	r2,zero
 4004a6c:	dfc00417 	ldw	ra,16(sp)
 4004a70:	dcc00317 	ldw	r19,12(sp)
 4004a74:	dc800217 	ldw	r18,8(sp)
 4004a78:	dc400117 	ldw	r17,4(sp)
 4004a7c:	dc000017 	ldw	r16,0(sp)
 4004a80:	dec00504 	addi	sp,sp,20
 4004a84:	f800283a 	ret
 4004a88:	9009883a 	mov	r4,r18
 4004a8c:	40079200 	call	4007920 <_sbrk_r>
 4004a90:	844dc83a 	sub	r6,r16,r17
 4004a94:	00ffffc4 	movi	r3,-1
 4004a98:	9009883a 	mov	r4,r18
 4004a9c:	000b883a 	mov	r5,zero
 4004aa0:	01c10074 	movhi	r7,1025
 4004aa4:	39caa404 	addi	r7,r7,10896
 4004aa8:	31800054 	ori	r6,r6,1
 4004aac:	10c00926 	beq	r2,r3,4004ad4 <_malloc_trim_r+0xe8>
 4004ab0:	38800017 	ldw	r2,0(r7)
 4004ab4:	98c00217 	ldw	r3,8(r19)
 4004ab8:	9009883a 	mov	r4,r18
 4004abc:	1445c83a 	sub	r2,r2,r17
 4004ac0:	38800015 	stw	r2,0(r7)
 4004ac4:	19800115 	stw	r6,4(r3)
 4004ac8:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4004acc:	00800044 	movi	r2,1
 4004ad0:	003fe606 	br	4004a6c <_malloc_trim_r+0x80>
 4004ad4:	40079200 	call	4007920 <_sbrk_r>
 4004ad8:	99800217 	ldw	r6,8(r19)
 4004adc:	100f883a 	mov	r7,r2
 4004ae0:	9009883a 	mov	r4,r18
 4004ae4:	1187c83a 	sub	r3,r2,r6
 4004ae8:	008003c4 	movi	r2,15
 4004aec:	19400054 	ori	r5,r3,1
 4004af0:	10ffdc0e 	bge	r2,r3,4004a64 <_malloc_trim_r+0x78>
 4004af4:	00810074 	movhi	r2,1025
 4004af8:	10838c04 	addi	r2,r2,3632
 4004afc:	10c00017 	ldw	r3,0(r2)
 4004b00:	00810074 	movhi	r2,1025
 4004b04:	108aa404 	addi	r2,r2,10896
 4004b08:	31400115 	stw	r5,4(r6)
 4004b0c:	38c7c83a 	sub	r3,r7,r3
 4004b10:	10c00015 	stw	r3,0(r2)
 4004b14:	003fd306 	br	4004a64 <_malloc_trim_r+0x78>

04004b18 <_free_r>:
 4004b18:	defffd04 	addi	sp,sp,-12
 4004b1c:	dc400115 	stw	r17,4(sp)
 4004b20:	dc000015 	stw	r16,0(sp)
 4004b24:	dfc00215 	stw	ra,8(sp)
 4004b28:	2821883a 	mov	r16,r5
 4004b2c:	2023883a 	mov	r17,r4
 4004b30:	28005a26 	beq	r5,zero,4004c9c <_free_r+0x184>
 4004b34:	400ac2c0 	call	400ac2c <__malloc_lock>
 4004b38:	823ffe04 	addi	r8,r16,-8
 4004b3c:	41400117 	ldw	r5,4(r8)
 4004b40:	00bfff84 	movi	r2,-2
 4004b44:	02810074 	movhi	r10,1025
 4004b48:	52bda004 	addi	r10,r10,-2432
 4004b4c:	288e703a 	and	r7,r5,r2
 4004b50:	41cd883a 	add	r6,r8,r7
 4004b54:	30c00117 	ldw	r3,4(r6)
 4004b58:	51000217 	ldw	r4,8(r10)
 4004b5c:	00bfff04 	movi	r2,-4
 4004b60:	1892703a 	and	r9,r3,r2
 4004b64:	5017883a 	mov	r11,r10
 4004b68:	31006726 	beq	r6,r4,4004d08 <_free_r+0x1f0>
 4004b6c:	2880004c 	andi	r2,r5,1
 4004b70:	1005003a 	cmpeq	r2,r2,zero
 4004b74:	32400115 	stw	r9,4(r6)
 4004b78:	10001a1e 	bne	r2,zero,4004be4 <_free_r+0xcc>
 4004b7c:	000b883a 	mov	r5,zero
 4004b80:	3247883a 	add	r3,r6,r9
 4004b84:	18800117 	ldw	r2,4(r3)
 4004b88:	1080004c 	andi	r2,r2,1
 4004b8c:	1000231e 	bne	r2,zero,4004c1c <_free_r+0x104>
 4004b90:	280ac03a 	cmpne	r5,r5,zero
 4004b94:	3a4f883a 	add	r7,r7,r9
 4004b98:	2800451e 	bne	r5,zero,4004cb0 <_free_r+0x198>
 4004b9c:	31000217 	ldw	r4,8(r6)
 4004ba0:	00810074 	movhi	r2,1025
 4004ba4:	10bda204 	addi	r2,r2,-2424
 4004ba8:	20807b26 	beq	r4,r2,4004d98 <_free_r+0x280>
 4004bac:	30800317 	ldw	r2,12(r6)
 4004bb0:	3a07883a 	add	r3,r7,r8
 4004bb4:	19c00015 	stw	r7,0(r3)
 4004bb8:	11000215 	stw	r4,8(r2)
 4004bbc:	20800315 	stw	r2,12(r4)
 4004bc0:	38800054 	ori	r2,r7,1
 4004bc4:	40800115 	stw	r2,4(r8)
 4004bc8:	28001a26 	beq	r5,zero,4004c34 <_free_r+0x11c>
 4004bcc:	8809883a 	mov	r4,r17
 4004bd0:	dfc00217 	ldw	ra,8(sp)
 4004bd4:	dc400117 	ldw	r17,4(sp)
 4004bd8:	dc000017 	ldw	r16,0(sp)
 4004bdc:	dec00304 	addi	sp,sp,12
 4004be0:	400ac4c1 	jmpi	400ac4c <__malloc_unlock>
 4004be4:	80bffe17 	ldw	r2,-8(r16)
 4004be8:	50c00204 	addi	r3,r10,8
 4004bec:	4091c83a 	sub	r8,r8,r2
 4004bf0:	41000217 	ldw	r4,8(r8)
 4004bf4:	388f883a 	add	r7,r7,r2
 4004bf8:	20c06126 	beq	r4,r3,4004d80 <_free_r+0x268>
 4004bfc:	40800317 	ldw	r2,12(r8)
 4004c00:	3247883a 	add	r3,r6,r9
 4004c04:	000b883a 	mov	r5,zero
 4004c08:	11000215 	stw	r4,8(r2)
 4004c0c:	20800315 	stw	r2,12(r4)
 4004c10:	18800117 	ldw	r2,4(r3)
 4004c14:	1080004c 	andi	r2,r2,1
 4004c18:	103fdd26 	beq	r2,zero,4004b90 <_free_r+0x78>
 4004c1c:	38800054 	ori	r2,r7,1
 4004c20:	3a07883a 	add	r3,r7,r8
 4004c24:	280ac03a 	cmpne	r5,r5,zero
 4004c28:	40800115 	stw	r2,4(r8)
 4004c2c:	19c00015 	stw	r7,0(r3)
 4004c30:	283fe61e 	bne	r5,zero,4004bcc <_free_r+0xb4>
 4004c34:	00807fc4 	movi	r2,511
 4004c38:	11c01f2e 	bgeu	r2,r7,4004cb8 <_free_r+0x1a0>
 4004c3c:	3806d27a 	srli	r3,r7,9
 4004c40:	1800481e 	bne	r3,zero,4004d64 <_free_r+0x24c>
 4004c44:	3804d0fa 	srli	r2,r7,3
 4004c48:	100690fa 	slli	r3,r2,3
 4004c4c:	1acd883a 	add	r6,r3,r11
 4004c50:	31400217 	ldw	r5,8(r6)
 4004c54:	31405926 	beq	r6,r5,4004dbc <_free_r+0x2a4>
 4004c58:	28800117 	ldw	r2,4(r5)
 4004c5c:	00ffff04 	movi	r3,-4
 4004c60:	10c4703a 	and	r2,r2,r3
 4004c64:	3880022e 	bgeu	r7,r2,4004c70 <_free_r+0x158>
 4004c68:	29400217 	ldw	r5,8(r5)
 4004c6c:	317ffa1e 	bne	r6,r5,4004c58 <_free_r+0x140>
 4004c70:	29800317 	ldw	r6,12(r5)
 4004c74:	41800315 	stw	r6,12(r8)
 4004c78:	41400215 	stw	r5,8(r8)
 4004c7c:	8809883a 	mov	r4,r17
 4004c80:	2a000315 	stw	r8,12(r5)
 4004c84:	32000215 	stw	r8,8(r6)
 4004c88:	dfc00217 	ldw	ra,8(sp)
 4004c8c:	dc400117 	ldw	r17,4(sp)
 4004c90:	dc000017 	ldw	r16,0(sp)
 4004c94:	dec00304 	addi	sp,sp,12
 4004c98:	400ac4c1 	jmpi	400ac4c <__malloc_unlock>
 4004c9c:	dfc00217 	ldw	ra,8(sp)
 4004ca0:	dc400117 	ldw	r17,4(sp)
 4004ca4:	dc000017 	ldw	r16,0(sp)
 4004ca8:	dec00304 	addi	sp,sp,12
 4004cac:	f800283a 	ret
 4004cb0:	31000217 	ldw	r4,8(r6)
 4004cb4:	003fbd06 	br	4004bac <_free_r+0x94>
 4004cb8:	3806d0fa 	srli	r3,r7,3
 4004cbc:	00800044 	movi	r2,1
 4004cc0:	51400117 	ldw	r5,4(r10)
 4004cc4:	180890fa 	slli	r4,r3,3
 4004cc8:	1807d0ba 	srai	r3,r3,2
 4004ccc:	22c9883a 	add	r4,r4,r11
 4004cd0:	21800217 	ldw	r6,8(r4)
 4004cd4:	10c4983a 	sll	r2,r2,r3
 4004cd8:	41000315 	stw	r4,12(r8)
 4004cdc:	41800215 	stw	r6,8(r8)
 4004ce0:	288ab03a 	or	r5,r5,r2
 4004ce4:	22000215 	stw	r8,8(r4)
 4004ce8:	8809883a 	mov	r4,r17
 4004cec:	51400115 	stw	r5,4(r10)
 4004cf0:	32000315 	stw	r8,12(r6)
 4004cf4:	dfc00217 	ldw	ra,8(sp)
 4004cf8:	dc400117 	ldw	r17,4(sp)
 4004cfc:	dc000017 	ldw	r16,0(sp)
 4004d00:	dec00304 	addi	sp,sp,12
 4004d04:	400ac4c1 	jmpi	400ac4c <__malloc_unlock>
 4004d08:	2880004c 	andi	r2,r5,1
 4004d0c:	3a4d883a 	add	r6,r7,r9
 4004d10:	1000071e 	bne	r2,zero,4004d30 <_free_r+0x218>
 4004d14:	80bffe17 	ldw	r2,-8(r16)
 4004d18:	4091c83a 	sub	r8,r8,r2
 4004d1c:	41000317 	ldw	r4,12(r8)
 4004d20:	40c00217 	ldw	r3,8(r8)
 4004d24:	308d883a 	add	r6,r6,r2
 4004d28:	20c00215 	stw	r3,8(r4)
 4004d2c:	19000315 	stw	r4,12(r3)
 4004d30:	00810074 	movhi	r2,1025
 4004d34:	10838b04 	addi	r2,r2,3628
 4004d38:	11000017 	ldw	r4,0(r2)
 4004d3c:	30c00054 	ori	r3,r6,1
 4004d40:	52000215 	stw	r8,8(r10)
 4004d44:	40c00115 	stw	r3,4(r8)
 4004d48:	313fa036 	bltu	r6,r4,4004bcc <_free_r+0xb4>
 4004d4c:	00810074 	movhi	r2,1025
 4004d50:	108a9804 	addi	r2,r2,10848
 4004d54:	11400017 	ldw	r5,0(r2)
 4004d58:	8809883a 	mov	r4,r17
 4004d5c:	40049ec0 	call	40049ec <_malloc_trim_r>
 4004d60:	003f9a06 	br	4004bcc <_free_r+0xb4>
 4004d64:	00800104 	movi	r2,4
 4004d68:	10c0072e 	bgeu	r2,r3,4004d88 <_free_r+0x270>
 4004d6c:	00800504 	movi	r2,20
 4004d70:	10c01936 	bltu	r2,r3,4004dd8 <_free_r+0x2c0>
 4004d74:	188016c4 	addi	r2,r3,91
 4004d78:	100690fa 	slli	r3,r2,3
 4004d7c:	003fb306 	br	4004c4c <_free_r+0x134>
 4004d80:	01400044 	movi	r5,1
 4004d84:	003f7e06 	br	4004b80 <_free_r+0x68>
 4004d88:	3804d1ba 	srli	r2,r7,6
 4004d8c:	10800e04 	addi	r2,r2,56
 4004d90:	100690fa 	slli	r3,r2,3
 4004d94:	003fad06 	br	4004c4c <_free_r+0x134>
 4004d98:	22000315 	stw	r8,12(r4)
 4004d9c:	22000215 	stw	r8,8(r4)
 4004da0:	3a05883a 	add	r2,r7,r8
 4004da4:	38c00054 	ori	r3,r7,1
 4004da8:	11c00015 	stw	r7,0(r2)
 4004dac:	41000215 	stw	r4,8(r8)
 4004db0:	40c00115 	stw	r3,4(r8)
 4004db4:	41000315 	stw	r4,12(r8)
 4004db8:	003f8406 	br	4004bcc <_free_r+0xb4>
 4004dbc:	1005d0ba 	srai	r2,r2,2
 4004dc0:	00c00044 	movi	r3,1
 4004dc4:	51000117 	ldw	r4,4(r10)
 4004dc8:	1886983a 	sll	r3,r3,r2
 4004dcc:	20c8b03a 	or	r4,r4,r3
 4004dd0:	51000115 	stw	r4,4(r10)
 4004dd4:	003fa706 	br	4004c74 <_free_r+0x15c>
 4004dd8:	00801504 	movi	r2,84
 4004ddc:	10c00436 	bltu	r2,r3,4004df0 <_free_r+0x2d8>
 4004de0:	3804d33a 	srli	r2,r7,12
 4004de4:	10801b84 	addi	r2,r2,110
 4004de8:	100690fa 	slli	r3,r2,3
 4004dec:	003f9706 	br	4004c4c <_free_r+0x134>
 4004df0:	00805504 	movi	r2,340
 4004df4:	10c00436 	bltu	r2,r3,4004e08 <_free_r+0x2f0>
 4004df8:	3804d3fa 	srli	r2,r7,15
 4004dfc:	10801dc4 	addi	r2,r2,119
 4004e00:	100690fa 	slli	r3,r2,3
 4004e04:	003f9106 	br	4004c4c <_free_r+0x134>
 4004e08:	00815504 	movi	r2,1364
 4004e0c:	10c0032e 	bgeu	r2,r3,4004e1c <_free_r+0x304>
 4004e10:	00801f84 	movi	r2,126
 4004e14:	00c0fc04 	movi	r3,1008
 4004e18:	003f8c06 	br	4004c4c <_free_r+0x134>
 4004e1c:	3804d4ba 	srli	r2,r7,18
 4004e20:	10801f04 	addi	r2,r2,124
 4004e24:	100690fa 	slli	r3,r2,3
 4004e28:	003f8806 	br	4004c4c <_free_r+0x134>

04004e2c <__sfvwrite_r>:
 4004e2c:	30800217 	ldw	r2,8(r6)
 4004e30:	defff504 	addi	sp,sp,-44
 4004e34:	df000915 	stw	fp,36(sp)
 4004e38:	dd800715 	stw	r22,28(sp)
 4004e3c:	dc800315 	stw	r18,12(sp)
 4004e40:	dfc00a15 	stw	ra,40(sp)
 4004e44:	ddc00815 	stw	r23,32(sp)
 4004e48:	dd400615 	stw	r21,24(sp)
 4004e4c:	dd000515 	stw	r20,20(sp)
 4004e50:	dcc00415 	stw	r19,16(sp)
 4004e54:	dc400215 	stw	r17,8(sp)
 4004e58:	dc000115 	stw	r16,4(sp)
 4004e5c:	302d883a 	mov	r22,r6
 4004e60:	2039883a 	mov	fp,r4
 4004e64:	2825883a 	mov	r18,r5
 4004e68:	10001c26 	beq	r2,zero,4004edc <__sfvwrite_r+0xb0>
 4004e6c:	29c0030b 	ldhu	r7,12(r5)
 4004e70:	3880020c 	andi	r2,r7,8
 4004e74:	10002726 	beq	r2,zero,4004f14 <__sfvwrite_r+0xe8>
 4004e78:	28800417 	ldw	r2,16(r5)
 4004e7c:	10002526 	beq	r2,zero,4004f14 <__sfvwrite_r+0xe8>
 4004e80:	3880008c 	andi	r2,r7,2
 4004e84:	b5400017 	ldw	r21,0(r22)
 4004e88:	10002826 	beq	r2,zero,4004f2c <__sfvwrite_r+0x100>
 4004e8c:	0021883a 	mov	r16,zero
 4004e90:	0023883a 	mov	r17,zero
 4004e94:	880d883a 	mov	r6,r17
 4004e98:	e009883a 	mov	r4,fp
 4004e9c:	00810004 	movi	r2,1024
 4004ea0:	80006e26 	beq	r16,zero,400505c <__sfvwrite_r+0x230>
 4004ea4:	800f883a 	mov	r7,r16
 4004ea8:	91400717 	ldw	r5,28(r18)
 4004eac:	1400012e 	bgeu	r2,r16,4004eb4 <__sfvwrite_r+0x88>
 4004eb0:	100f883a 	mov	r7,r2
 4004eb4:	90c00917 	ldw	r3,36(r18)
 4004eb8:	183ee83a 	callr	r3
 4004ebc:	1007883a 	mov	r3,r2
 4004ec0:	80a1c83a 	sub	r16,r16,r2
 4004ec4:	88a3883a 	add	r17,r17,r2
 4004ec8:	00806d0e 	bge	zero,r2,4005080 <__sfvwrite_r+0x254>
 4004ecc:	b0800217 	ldw	r2,8(r22)
 4004ed0:	10c5c83a 	sub	r2,r2,r3
 4004ed4:	b0800215 	stw	r2,8(r22)
 4004ed8:	103fee1e 	bne	r2,zero,4004e94 <__sfvwrite_r+0x68>
 4004edc:	0009883a 	mov	r4,zero
 4004ee0:	2005883a 	mov	r2,r4
 4004ee4:	dfc00a17 	ldw	ra,40(sp)
 4004ee8:	df000917 	ldw	fp,36(sp)
 4004eec:	ddc00817 	ldw	r23,32(sp)
 4004ef0:	dd800717 	ldw	r22,28(sp)
 4004ef4:	dd400617 	ldw	r21,24(sp)
 4004ef8:	dd000517 	ldw	r20,20(sp)
 4004efc:	dcc00417 	ldw	r19,16(sp)
 4004f00:	dc800317 	ldw	r18,12(sp)
 4004f04:	dc400217 	ldw	r17,8(sp)
 4004f08:	dc000117 	ldw	r16,4(sp)
 4004f0c:	dec00b04 	addi	sp,sp,44
 4004f10:	f800283a 	ret
 4004f14:	4002bf40 	call	4002bf4 <__swsetup_r>
 4004f18:	1000e41e 	bne	r2,zero,40052ac <__sfvwrite_r+0x480>
 4004f1c:	91c0030b 	ldhu	r7,12(r18)
 4004f20:	b5400017 	ldw	r21,0(r22)
 4004f24:	3880008c 	andi	r2,r7,2
 4004f28:	103fd81e 	bne	r2,zero,4004e8c <__sfvwrite_r+0x60>
 4004f2c:	3880004c 	andi	r2,r7,1
 4004f30:	1005003a 	cmpeq	r2,r2,zero
 4004f34:	10005726 	beq	r2,zero,4005094 <__sfvwrite_r+0x268>
 4004f38:	0029883a 	mov	r20,zero
 4004f3c:	002f883a 	mov	r23,zero
 4004f40:	a0004226 	beq	r20,zero,400504c <__sfvwrite_r+0x220>
 4004f44:	3880800c 	andi	r2,r7,512
 4004f48:	94000217 	ldw	r16,8(r18)
 4004f4c:	10008b26 	beq	r2,zero,400517c <__sfvwrite_r+0x350>
 4004f50:	800d883a 	mov	r6,r16
 4004f54:	a400a536 	bltu	r20,r16,40051ec <__sfvwrite_r+0x3c0>
 4004f58:	3881200c 	andi	r2,r7,1152
 4004f5c:	10002726 	beq	r2,zero,4004ffc <__sfvwrite_r+0x1d0>
 4004f60:	90800517 	ldw	r2,20(r18)
 4004f64:	92000417 	ldw	r8,16(r18)
 4004f68:	91400017 	ldw	r5,0(r18)
 4004f6c:	1087883a 	add	r3,r2,r2
 4004f70:	1887883a 	add	r3,r3,r2
 4004f74:	1808d7fa 	srli	r4,r3,31
 4004f78:	2a21c83a 	sub	r16,r5,r8
 4004f7c:	80800044 	addi	r2,r16,1
 4004f80:	20c9883a 	add	r4,r4,r3
 4004f84:	2027d07a 	srai	r19,r4,1
 4004f88:	a085883a 	add	r2,r20,r2
 4004f8c:	980d883a 	mov	r6,r19
 4004f90:	9880022e 	bgeu	r19,r2,4004f9c <__sfvwrite_r+0x170>
 4004f94:	1027883a 	mov	r19,r2
 4004f98:	100d883a 	mov	r6,r2
 4004f9c:	3881000c 	andi	r2,r7,1024
 4004fa0:	1000b826 	beq	r2,zero,4005284 <__sfvwrite_r+0x458>
 4004fa4:	300b883a 	mov	r5,r6
 4004fa8:	e009883a 	mov	r4,fp
 4004fac:	40056a00 	call	40056a0 <_malloc_r>
 4004fb0:	10003126 	beq	r2,zero,4005078 <__sfvwrite_r+0x24c>
 4004fb4:	91400417 	ldw	r5,16(r18)
 4004fb8:	1009883a 	mov	r4,r2
 4004fbc:	800d883a 	mov	r6,r16
 4004fc0:	1023883a 	mov	r17,r2
 4004fc4:	4005ec40 	call	4005ec4 <memcpy>
 4004fc8:	90c0030b 	ldhu	r3,12(r18)
 4004fcc:	00beffc4 	movi	r2,-1025
 4004fd0:	1886703a 	and	r3,r3,r2
 4004fd4:	18c02014 	ori	r3,r3,128
 4004fd8:	90c0030d 	sth	r3,12(r18)
 4004fdc:	9c07c83a 	sub	r3,r19,r16
 4004fe0:	8c05883a 	add	r2,r17,r16
 4004fe4:	a00d883a 	mov	r6,r20
 4004fe8:	a021883a 	mov	r16,r20
 4004fec:	90800015 	stw	r2,0(r18)
 4004ff0:	90c00215 	stw	r3,8(r18)
 4004ff4:	94400415 	stw	r17,16(r18)
 4004ff8:	94c00515 	stw	r19,20(r18)
 4004ffc:	91000017 	ldw	r4,0(r18)
 4005000:	b80b883a 	mov	r5,r23
 4005004:	a023883a 	mov	r17,r20
 4005008:	4005f640 	call	4005f64 <memmove>
 400500c:	90c00217 	ldw	r3,8(r18)
 4005010:	90800017 	ldw	r2,0(r18)
 4005014:	a027883a 	mov	r19,r20
 4005018:	1c07c83a 	sub	r3,r3,r16
 400501c:	1405883a 	add	r2,r2,r16
 4005020:	90c00215 	stw	r3,8(r18)
 4005024:	a021883a 	mov	r16,r20
 4005028:	90800015 	stw	r2,0(r18)
 400502c:	b0800217 	ldw	r2,8(r22)
 4005030:	1405c83a 	sub	r2,r2,r16
 4005034:	b0800215 	stw	r2,8(r22)
 4005038:	103fa826 	beq	r2,zero,4004edc <__sfvwrite_r+0xb0>
 400503c:	a469c83a 	sub	r20,r20,r17
 4005040:	91c0030b 	ldhu	r7,12(r18)
 4005044:	bcef883a 	add	r23,r23,r19
 4005048:	a03fbe1e 	bne	r20,zero,4004f44 <__sfvwrite_r+0x118>
 400504c:	adc00017 	ldw	r23,0(r21)
 4005050:	ad000117 	ldw	r20,4(r21)
 4005054:	ad400204 	addi	r21,r21,8
 4005058:	003fb906 	br	4004f40 <__sfvwrite_r+0x114>
 400505c:	ac400017 	ldw	r17,0(r21)
 4005060:	ac000117 	ldw	r16,4(r21)
 4005064:	ad400204 	addi	r21,r21,8
 4005068:	003f8a06 	br	4004e94 <__sfvwrite_r+0x68>
 400506c:	91400417 	ldw	r5,16(r18)
 4005070:	e009883a 	mov	r4,fp
 4005074:	4004b180 	call	4004b18 <_free_r>
 4005078:	00800304 	movi	r2,12
 400507c:	e0800015 	stw	r2,0(fp)
 4005080:	9080030b 	ldhu	r2,12(r18)
 4005084:	013fffc4 	movi	r4,-1
 4005088:	10801014 	ori	r2,r2,64
 400508c:	9080030d 	sth	r2,12(r18)
 4005090:	003f9306 	br	4004ee0 <__sfvwrite_r+0xb4>
 4005094:	0027883a 	mov	r19,zero
 4005098:	002f883a 	mov	r23,zero
 400509c:	d8000015 	stw	zero,0(sp)
 40050a0:	0029883a 	mov	r20,zero
 40050a4:	98001e26 	beq	r19,zero,4005120 <__sfvwrite_r+0x2f4>
 40050a8:	d8c00017 	ldw	r3,0(sp)
 40050ac:	1804c03a 	cmpne	r2,r3,zero
 40050b0:	10005e26 	beq	r2,zero,400522c <__sfvwrite_r+0x400>
 40050b4:	9821883a 	mov	r16,r19
 40050b8:	a4c0012e 	bgeu	r20,r19,40050c0 <__sfvwrite_r+0x294>
 40050bc:	a021883a 	mov	r16,r20
 40050c0:	91000017 	ldw	r4,0(r18)
 40050c4:	90800417 	ldw	r2,16(r18)
 40050c8:	91800217 	ldw	r6,8(r18)
 40050cc:	91c00517 	ldw	r7,20(r18)
 40050d0:	1100022e 	bgeu	r2,r4,40050dc <__sfvwrite_r+0x2b0>
 40050d4:	31e3883a 	add	r17,r6,r7
 40050d8:	8c001616 	blt	r17,r16,4005134 <__sfvwrite_r+0x308>
 40050dc:	81c03816 	blt	r16,r7,40051c0 <__sfvwrite_r+0x394>
 40050e0:	90c00917 	ldw	r3,36(r18)
 40050e4:	91400717 	ldw	r5,28(r18)
 40050e8:	e009883a 	mov	r4,fp
 40050ec:	b80d883a 	mov	r6,r23
 40050f0:	183ee83a 	callr	r3
 40050f4:	1023883a 	mov	r17,r2
 40050f8:	00bfe10e 	bge	zero,r2,4005080 <__sfvwrite_r+0x254>
 40050fc:	a469c83a 	sub	r20,r20,r17
 4005100:	a0001826 	beq	r20,zero,4005164 <__sfvwrite_r+0x338>
 4005104:	b0800217 	ldw	r2,8(r22)
 4005108:	1445c83a 	sub	r2,r2,r17
 400510c:	b0800215 	stw	r2,8(r22)
 4005110:	103f7226 	beq	r2,zero,4004edc <__sfvwrite_r+0xb0>
 4005114:	9c67c83a 	sub	r19,r19,r17
 4005118:	bc6f883a 	add	r23,r23,r17
 400511c:	983fe21e 	bne	r19,zero,40050a8 <__sfvwrite_r+0x27c>
 4005120:	adc00017 	ldw	r23,0(r21)
 4005124:	acc00117 	ldw	r19,4(r21)
 4005128:	ad400204 	addi	r21,r21,8
 400512c:	d8000015 	stw	zero,0(sp)
 4005130:	003fdc06 	br	40050a4 <__sfvwrite_r+0x278>
 4005134:	b80b883a 	mov	r5,r23
 4005138:	880d883a 	mov	r6,r17
 400513c:	4005f640 	call	4005f64 <memmove>
 4005140:	90c00017 	ldw	r3,0(r18)
 4005144:	e009883a 	mov	r4,fp
 4005148:	900b883a 	mov	r5,r18
 400514c:	1c47883a 	add	r3,r3,r17
 4005150:	90c00015 	stw	r3,0(r18)
 4005154:	40044fc0 	call	40044fc <_fflush_r>
 4005158:	103fc91e 	bne	r2,zero,4005080 <__sfvwrite_r+0x254>
 400515c:	a469c83a 	sub	r20,r20,r17
 4005160:	a03fe81e 	bne	r20,zero,4005104 <__sfvwrite_r+0x2d8>
 4005164:	e009883a 	mov	r4,fp
 4005168:	900b883a 	mov	r5,r18
 400516c:	40044fc0 	call	40044fc <_fflush_r>
 4005170:	103fc31e 	bne	r2,zero,4005080 <__sfvwrite_r+0x254>
 4005174:	d8000015 	stw	zero,0(sp)
 4005178:	003fe206 	br	4005104 <__sfvwrite_r+0x2d8>
 400517c:	91000017 	ldw	r4,0(r18)
 4005180:	90800417 	ldw	r2,16(r18)
 4005184:	1100022e 	bgeu	r2,r4,4005190 <__sfvwrite_r+0x364>
 4005188:	8023883a 	mov	r17,r16
 400518c:	85003136 	bltu	r16,r20,4005254 <__sfvwrite_r+0x428>
 4005190:	91c00517 	ldw	r7,20(r18)
 4005194:	a1c01836 	bltu	r20,r7,40051f8 <__sfvwrite_r+0x3cc>
 4005198:	90c00917 	ldw	r3,36(r18)
 400519c:	91400717 	ldw	r5,28(r18)
 40051a0:	e009883a 	mov	r4,fp
 40051a4:	b80d883a 	mov	r6,r23
 40051a8:	183ee83a 	callr	r3
 40051ac:	1021883a 	mov	r16,r2
 40051b0:	00bfb30e 	bge	zero,r2,4005080 <__sfvwrite_r+0x254>
 40051b4:	1023883a 	mov	r17,r2
 40051b8:	1027883a 	mov	r19,r2
 40051bc:	003f9b06 	br	400502c <__sfvwrite_r+0x200>
 40051c0:	b80b883a 	mov	r5,r23
 40051c4:	800d883a 	mov	r6,r16
 40051c8:	4005f640 	call	4005f64 <memmove>
 40051cc:	90c00217 	ldw	r3,8(r18)
 40051d0:	90800017 	ldw	r2,0(r18)
 40051d4:	8023883a 	mov	r17,r16
 40051d8:	1c07c83a 	sub	r3,r3,r16
 40051dc:	1405883a 	add	r2,r2,r16
 40051e0:	90c00215 	stw	r3,8(r18)
 40051e4:	90800015 	stw	r2,0(r18)
 40051e8:	003fc406 	br	40050fc <__sfvwrite_r+0x2d0>
 40051ec:	a00d883a 	mov	r6,r20
 40051f0:	a021883a 	mov	r16,r20
 40051f4:	003f8106 	br	4004ffc <__sfvwrite_r+0x1d0>
 40051f8:	b80b883a 	mov	r5,r23
 40051fc:	a00d883a 	mov	r6,r20
 4005200:	4005f640 	call	4005f64 <memmove>
 4005204:	90c00217 	ldw	r3,8(r18)
 4005208:	90800017 	ldw	r2,0(r18)
 400520c:	a021883a 	mov	r16,r20
 4005210:	1d07c83a 	sub	r3,r3,r20
 4005214:	1505883a 	add	r2,r2,r20
 4005218:	a023883a 	mov	r17,r20
 400521c:	a027883a 	mov	r19,r20
 4005220:	90c00215 	stw	r3,8(r18)
 4005224:	90800015 	stw	r2,0(r18)
 4005228:	003f8006 	br	400502c <__sfvwrite_r+0x200>
 400522c:	b809883a 	mov	r4,r23
 4005230:	01400284 	movi	r5,10
 4005234:	980d883a 	mov	r6,r19
 4005238:	4005de00 	call	4005de0 <memchr>
 400523c:	10001726 	beq	r2,zero,400529c <__sfvwrite_r+0x470>
 4005240:	15c5c83a 	sub	r2,r2,r23
 4005244:	15000044 	addi	r20,r2,1
 4005248:	00800044 	movi	r2,1
 400524c:	d8800015 	stw	r2,0(sp)
 4005250:	003f9806 	br	40050b4 <__sfvwrite_r+0x288>
 4005254:	b80b883a 	mov	r5,r23
 4005258:	800d883a 	mov	r6,r16
 400525c:	4005f640 	call	4005f64 <memmove>
 4005260:	90c00017 	ldw	r3,0(r18)
 4005264:	e009883a 	mov	r4,fp
 4005268:	900b883a 	mov	r5,r18
 400526c:	1c07883a 	add	r3,r3,r16
 4005270:	90c00015 	stw	r3,0(r18)
 4005274:	8027883a 	mov	r19,r16
 4005278:	40044fc0 	call	40044fc <_fflush_r>
 400527c:	103f6b26 	beq	r2,zero,400502c <__sfvwrite_r+0x200>
 4005280:	003f7f06 	br	4005080 <__sfvwrite_r+0x254>
 4005284:	400b883a 	mov	r5,r8
 4005288:	e009883a 	mov	r4,fp
 400528c:	40072bc0 	call	40072bc <_realloc_r>
 4005290:	103f7626 	beq	r2,zero,400506c <__sfvwrite_r+0x240>
 4005294:	1023883a 	mov	r17,r2
 4005298:	003f5006 	br	4004fdc <__sfvwrite_r+0x1b0>
 400529c:	00c00044 	movi	r3,1
 40052a0:	9d000044 	addi	r20,r19,1
 40052a4:	d8c00015 	stw	r3,0(sp)
 40052a8:	003f8206 	br	40050b4 <__sfvwrite_r+0x288>
 40052ac:	9080030b 	ldhu	r2,12(r18)
 40052b0:	00c00244 	movi	r3,9
 40052b4:	013fffc4 	movi	r4,-1
 40052b8:	10801014 	ori	r2,r2,64
 40052bc:	9080030d 	sth	r2,12(r18)
 40052c0:	e0c00015 	stw	r3,0(fp)
 40052c4:	003f0606 	br	4004ee0 <__sfvwrite_r+0xb4>

040052c8 <_fwalk_reent>:
 40052c8:	defff704 	addi	sp,sp,-36
 40052cc:	dcc00315 	stw	r19,12(sp)
 40052d0:	24c0b804 	addi	r19,r4,736
 40052d4:	dd800615 	stw	r22,24(sp)
 40052d8:	dd400515 	stw	r21,20(sp)
 40052dc:	dfc00815 	stw	ra,32(sp)
 40052e0:	ddc00715 	stw	r23,28(sp)
 40052e4:	dd000415 	stw	r20,16(sp)
 40052e8:	dc800215 	stw	r18,8(sp)
 40052ec:	dc400115 	stw	r17,4(sp)
 40052f0:	dc000015 	stw	r16,0(sp)
 40052f4:	202b883a 	mov	r21,r4
 40052f8:	282d883a 	mov	r22,r5
 40052fc:	40047840 	call	4004784 <__sfp_lock_acquire>
 4005300:	98002126 	beq	r19,zero,4005388 <_fwalk_reent+0xc0>
 4005304:	002f883a 	mov	r23,zero
 4005308:	9c800117 	ldw	r18,4(r19)
 400530c:	9c000217 	ldw	r16,8(r19)
 4005310:	90bfffc4 	addi	r2,r18,-1
 4005314:	10000d16 	blt	r2,zero,400534c <_fwalk_reent+0x84>
 4005318:	0023883a 	mov	r17,zero
 400531c:	053fffc4 	movi	r20,-1
 4005320:	8080030f 	ldh	r2,12(r16)
 4005324:	8c400044 	addi	r17,r17,1
 4005328:	10000626 	beq	r2,zero,4005344 <_fwalk_reent+0x7c>
 400532c:	8080038f 	ldh	r2,14(r16)
 4005330:	800b883a 	mov	r5,r16
 4005334:	a809883a 	mov	r4,r21
 4005338:	15000226 	beq	r2,r20,4005344 <_fwalk_reent+0x7c>
 400533c:	b03ee83a 	callr	r22
 4005340:	b8aeb03a 	or	r23,r23,r2
 4005344:	84001704 	addi	r16,r16,92
 4005348:	947ff51e 	bne	r18,r17,4005320 <_fwalk_reent+0x58>
 400534c:	9cc00017 	ldw	r19,0(r19)
 4005350:	983fed1e 	bne	r19,zero,4005308 <_fwalk_reent+0x40>
 4005354:	40047880 	call	4004788 <__sfp_lock_release>
 4005358:	b805883a 	mov	r2,r23
 400535c:	dfc00817 	ldw	ra,32(sp)
 4005360:	ddc00717 	ldw	r23,28(sp)
 4005364:	dd800617 	ldw	r22,24(sp)
 4005368:	dd400517 	ldw	r21,20(sp)
 400536c:	dd000417 	ldw	r20,16(sp)
 4005370:	dcc00317 	ldw	r19,12(sp)
 4005374:	dc800217 	ldw	r18,8(sp)
 4005378:	dc400117 	ldw	r17,4(sp)
 400537c:	dc000017 	ldw	r16,0(sp)
 4005380:	dec00904 	addi	sp,sp,36
 4005384:	f800283a 	ret
 4005388:	002f883a 	mov	r23,zero
 400538c:	003ff106 	br	4005354 <_fwalk_reent+0x8c>

04005390 <_fwalk>:
 4005390:	defff804 	addi	sp,sp,-32
 4005394:	dcc00315 	stw	r19,12(sp)
 4005398:	24c0b804 	addi	r19,r4,736
 400539c:	dd400515 	stw	r21,20(sp)
 40053a0:	dfc00715 	stw	ra,28(sp)
 40053a4:	dd800615 	stw	r22,24(sp)
 40053a8:	dd000415 	stw	r20,16(sp)
 40053ac:	dc800215 	stw	r18,8(sp)
 40053b0:	dc400115 	stw	r17,4(sp)
 40053b4:	dc000015 	stw	r16,0(sp)
 40053b8:	282b883a 	mov	r21,r5
 40053bc:	40047840 	call	4004784 <__sfp_lock_acquire>
 40053c0:	98001f26 	beq	r19,zero,4005440 <_fwalk+0xb0>
 40053c4:	002d883a 	mov	r22,zero
 40053c8:	9c800117 	ldw	r18,4(r19)
 40053cc:	9c000217 	ldw	r16,8(r19)
 40053d0:	90bfffc4 	addi	r2,r18,-1
 40053d4:	10000c16 	blt	r2,zero,4005408 <_fwalk+0x78>
 40053d8:	0023883a 	mov	r17,zero
 40053dc:	053fffc4 	movi	r20,-1
 40053e0:	8080030f 	ldh	r2,12(r16)
 40053e4:	8c400044 	addi	r17,r17,1
 40053e8:	10000526 	beq	r2,zero,4005400 <_fwalk+0x70>
 40053ec:	8080038f 	ldh	r2,14(r16)
 40053f0:	8009883a 	mov	r4,r16
 40053f4:	15000226 	beq	r2,r20,4005400 <_fwalk+0x70>
 40053f8:	a83ee83a 	callr	r21
 40053fc:	b0acb03a 	or	r22,r22,r2
 4005400:	84001704 	addi	r16,r16,92
 4005404:	947ff61e 	bne	r18,r17,40053e0 <_fwalk+0x50>
 4005408:	9cc00017 	ldw	r19,0(r19)
 400540c:	983fee1e 	bne	r19,zero,40053c8 <_fwalk+0x38>
 4005410:	40047880 	call	4004788 <__sfp_lock_release>
 4005414:	b005883a 	mov	r2,r22
 4005418:	dfc00717 	ldw	ra,28(sp)
 400541c:	dd800617 	ldw	r22,24(sp)
 4005420:	dd400517 	ldw	r21,20(sp)
 4005424:	dd000417 	ldw	r20,16(sp)
 4005428:	dcc00317 	ldw	r19,12(sp)
 400542c:	dc800217 	ldw	r18,8(sp)
 4005430:	dc400117 	ldw	r17,4(sp)
 4005434:	dc000017 	ldw	r16,0(sp)
 4005438:	dec00804 	addi	sp,sp,32
 400543c:	f800283a 	ret
 4005440:	002d883a 	mov	r22,zero
 4005444:	003ff206 	br	4005410 <_fwalk+0x80>

04005448 <__locale_charset>:
 4005448:	d0a00317 	ldw	r2,-32756(gp)
 400544c:	f800283a 	ret

04005450 <_localeconv_r>:
 4005450:	00810074 	movhi	r2,1025
 4005454:	10bbeb04 	addi	r2,r2,-4180
 4005458:	f800283a 	ret

0400545c <localeconv>:
 400545c:	00810074 	movhi	r2,1025
 4005460:	10838704 	addi	r2,r2,3612
 4005464:	11000017 	ldw	r4,0(r2)
 4005468:	40054501 	jmpi	4005450 <_localeconv_r>

0400546c <_setlocale_r>:
 400546c:	defffc04 	addi	sp,sp,-16
 4005470:	00c10074 	movhi	r3,1025
 4005474:	18fbe604 	addi	r3,r3,-4200
 4005478:	dc800215 	stw	r18,8(sp)
 400547c:	dc400115 	stw	r17,4(sp)
 4005480:	dc000015 	stw	r16,0(sp)
 4005484:	2023883a 	mov	r17,r4
 4005488:	2825883a 	mov	r18,r5
 400548c:	dfc00315 	stw	ra,12(sp)
 4005490:	3021883a 	mov	r16,r6
 4005494:	3009883a 	mov	r4,r6
 4005498:	180b883a 	mov	r5,r3
 400549c:	30000926 	beq	r6,zero,40054c4 <_setlocale_r+0x58>
 40054a0:	4007adc0 	call	4007adc <strcmp>
 40054a4:	8009883a 	mov	r4,r16
 40054a8:	01410074 	movhi	r5,1025
 40054ac:	297bd104 	addi	r5,r5,-4284
 40054b0:	10000b1e 	bne	r2,zero,40054e0 <_setlocale_r+0x74>
 40054b4:	8c000d15 	stw	r16,52(r17)
 40054b8:	8c800c15 	stw	r18,48(r17)
 40054bc:	00c10074 	movhi	r3,1025
 40054c0:	18fbe604 	addi	r3,r3,-4200
 40054c4:	1805883a 	mov	r2,r3
 40054c8:	dfc00317 	ldw	ra,12(sp)
 40054cc:	dc800217 	ldw	r18,8(sp)
 40054d0:	dc400117 	ldw	r17,4(sp)
 40054d4:	dc000017 	ldw	r16,0(sp)
 40054d8:	dec00404 	addi	sp,sp,16
 40054dc:	f800283a 	ret
 40054e0:	4007adc0 	call	4007adc <strcmp>
 40054e4:	0007883a 	mov	r3,zero
 40054e8:	103ff226 	beq	r2,zero,40054b4 <_setlocale_r+0x48>
 40054ec:	003ff506 	br	40054c4 <_setlocale_r+0x58>

040054f0 <setlocale>:
 40054f0:	01810074 	movhi	r6,1025
 40054f4:	31838704 	addi	r6,r6,3612
 40054f8:	2007883a 	mov	r3,r4
 40054fc:	31000017 	ldw	r4,0(r6)
 4005500:	280d883a 	mov	r6,r5
 4005504:	180b883a 	mov	r5,r3
 4005508:	400546c1 	jmpi	400546c <_setlocale_r>

0400550c <__smakebuf_r>:
 400550c:	2880030b 	ldhu	r2,12(r5)
 4005510:	deffed04 	addi	sp,sp,-76
 4005514:	dc401015 	stw	r17,64(sp)
 4005518:	1080008c 	andi	r2,r2,2
 400551c:	dc000f15 	stw	r16,60(sp)
 4005520:	dfc01215 	stw	ra,72(sp)
 4005524:	dc801115 	stw	r18,68(sp)
 4005528:	2821883a 	mov	r16,r5
 400552c:	2023883a 	mov	r17,r4
 4005530:	10000b26 	beq	r2,zero,4005560 <__smakebuf_r+0x54>
 4005534:	28c010c4 	addi	r3,r5,67
 4005538:	00800044 	movi	r2,1
 400553c:	28800515 	stw	r2,20(r5)
 4005540:	28c00415 	stw	r3,16(r5)
 4005544:	28c00015 	stw	r3,0(r5)
 4005548:	dfc01217 	ldw	ra,72(sp)
 400554c:	dc801117 	ldw	r18,68(sp)
 4005550:	dc401017 	ldw	r17,64(sp)
 4005554:	dc000f17 	ldw	r16,60(sp)
 4005558:	dec01304 	addi	sp,sp,76
 400555c:	f800283a 	ret
 4005560:	2940038f 	ldh	r5,14(r5)
 4005564:	28002116 	blt	r5,zero,40055ec <__smakebuf_r+0xe0>
 4005568:	d80d883a 	mov	r6,sp
 400556c:	4007fa40 	call	4007fa4 <_fstat_r>
 4005570:	10001e16 	blt	r2,zero,40055ec <__smakebuf_r+0xe0>
 4005574:	d8800117 	ldw	r2,4(sp)
 4005578:	00e00014 	movui	r3,32768
 400557c:	113c000c 	andi	r4,r2,61440
 4005580:	20c03126 	beq	r4,r3,4005648 <__smakebuf_r+0x13c>
 4005584:	8080030b 	ldhu	r2,12(r16)
 4005588:	00c80004 	movi	r3,8192
 400558c:	10820014 	ori	r2,r2,2048
 4005590:	8080030d 	sth	r2,12(r16)
 4005594:	20c01e26 	beq	r4,r3,4005610 <__smakebuf_r+0x104>
 4005598:	04810004 	movi	r18,1024
 400559c:	8809883a 	mov	r4,r17
 40055a0:	900b883a 	mov	r5,r18
 40055a4:	40056a00 	call	40056a0 <_malloc_r>
 40055a8:	1009883a 	mov	r4,r2
 40055ac:	10003126 	beq	r2,zero,4005674 <__smakebuf_r+0x168>
 40055b0:	80c0030b 	ldhu	r3,12(r16)
 40055b4:	00810034 	movhi	r2,1024
 40055b8:	10921e04 	addi	r2,r2,18552
 40055bc:	88800f15 	stw	r2,60(r17)
 40055c0:	18c02014 	ori	r3,r3,128
 40055c4:	84800515 	stw	r18,20(r16)
 40055c8:	80c0030d 	sth	r3,12(r16)
 40055cc:	81000415 	stw	r4,16(r16)
 40055d0:	81000015 	stw	r4,0(r16)
 40055d4:	dfc01217 	ldw	ra,72(sp)
 40055d8:	dc801117 	ldw	r18,68(sp)
 40055dc:	dc401017 	ldw	r17,64(sp)
 40055e0:	dc000f17 	ldw	r16,60(sp)
 40055e4:	dec01304 	addi	sp,sp,76
 40055e8:	f800283a 	ret
 40055ec:	80c0030b 	ldhu	r3,12(r16)
 40055f0:	1880200c 	andi	r2,r3,128
 40055f4:	10000426 	beq	r2,zero,4005608 <__smakebuf_r+0xfc>
 40055f8:	04801004 	movi	r18,64
 40055fc:	18820014 	ori	r2,r3,2048
 4005600:	8080030d 	sth	r2,12(r16)
 4005604:	003fe506 	br	400559c <__smakebuf_r+0x90>
 4005608:	04810004 	movi	r18,1024
 400560c:	003ffb06 	br	40055fc <__smakebuf_r+0xf0>
 4005610:	8140038f 	ldh	r5,14(r16)
 4005614:	8809883a 	mov	r4,r17
 4005618:	40080180 	call	4008018 <_isatty_r>
 400561c:	103fde26 	beq	r2,zero,4005598 <__smakebuf_r+0x8c>
 4005620:	8080030b 	ldhu	r2,12(r16)
 4005624:	80c010c4 	addi	r3,r16,67
 4005628:	04810004 	movi	r18,1024
 400562c:	10800054 	ori	r2,r2,1
 4005630:	8080030d 	sth	r2,12(r16)
 4005634:	00800044 	movi	r2,1
 4005638:	80c00415 	stw	r3,16(r16)
 400563c:	80800515 	stw	r2,20(r16)
 4005640:	80c00015 	stw	r3,0(r16)
 4005644:	003fd506 	br	400559c <__smakebuf_r+0x90>
 4005648:	80c00a17 	ldw	r3,40(r16)
 400564c:	00810034 	movhi	r2,1024
 4005650:	109e6604 	addi	r2,r2,31128
 4005654:	18bfcb1e 	bne	r3,r2,4005584 <__smakebuf_r+0x78>
 4005658:	8080030b 	ldhu	r2,12(r16)
 400565c:	00c10004 	movi	r3,1024
 4005660:	1825883a 	mov	r18,r3
 4005664:	10c4b03a 	or	r2,r2,r3
 4005668:	8080030d 	sth	r2,12(r16)
 400566c:	80c01315 	stw	r3,76(r16)
 4005670:	003fca06 	br	400559c <__smakebuf_r+0x90>
 4005674:	8100030b 	ldhu	r4,12(r16)
 4005678:	2080800c 	andi	r2,r4,512
 400567c:	103fb21e 	bne	r2,zero,4005548 <__smakebuf_r+0x3c>
 4005680:	80c010c4 	addi	r3,r16,67
 4005684:	21000094 	ori	r4,r4,2
 4005688:	00800044 	movi	r2,1
 400568c:	80800515 	stw	r2,20(r16)
 4005690:	8100030d 	sth	r4,12(r16)
 4005694:	80c00415 	stw	r3,16(r16)
 4005698:	80c00015 	stw	r3,0(r16)
 400569c:	003faa06 	br	4005548 <__smakebuf_r+0x3c>

040056a0 <_malloc_r>:
 40056a0:	defff604 	addi	sp,sp,-40
 40056a4:	28c002c4 	addi	r3,r5,11
 40056a8:	00800584 	movi	r2,22
 40056ac:	dc800215 	stw	r18,8(sp)
 40056b0:	dfc00915 	stw	ra,36(sp)
 40056b4:	df000815 	stw	fp,32(sp)
 40056b8:	ddc00715 	stw	r23,28(sp)
 40056bc:	dd800615 	stw	r22,24(sp)
 40056c0:	dd400515 	stw	r21,20(sp)
 40056c4:	dd000415 	stw	r20,16(sp)
 40056c8:	dcc00315 	stw	r19,12(sp)
 40056cc:	dc400115 	stw	r17,4(sp)
 40056d0:	dc000015 	stw	r16,0(sp)
 40056d4:	2025883a 	mov	r18,r4
 40056d8:	10c01236 	bltu	r2,r3,4005724 <_malloc_r+0x84>
 40056dc:	04400404 	movi	r17,16
 40056e0:	8940142e 	bgeu	r17,r5,4005734 <_malloc_r+0x94>
 40056e4:	00800304 	movi	r2,12
 40056e8:	0007883a 	mov	r3,zero
 40056ec:	90800015 	stw	r2,0(r18)
 40056f0:	1805883a 	mov	r2,r3
 40056f4:	dfc00917 	ldw	ra,36(sp)
 40056f8:	df000817 	ldw	fp,32(sp)
 40056fc:	ddc00717 	ldw	r23,28(sp)
 4005700:	dd800617 	ldw	r22,24(sp)
 4005704:	dd400517 	ldw	r21,20(sp)
 4005708:	dd000417 	ldw	r20,16(sp)
 400570c:	dcc00317 	ldw	r19,12(sp)
 4005710:	dc800217 	ldw	r18,8(sp)
 4005714:	dc400117 	ldw	r17,4(sp)
 4005718:	dc000017 	ldw	r16,0(sp)
 400571c:	dec00a04 	addi	sp,sp,40
 4005720:	f800283a 	ret
 4005724:	00bffe04 	movi	r2,-8
 4005728:	18a2703a 	and	r17,r3,r2
 400572c:	883fed16 	blt	r17,zero,40056e4 <_malloc_r+0x44>
 4005730:	897fec36 	bltu	r17,r5,40056e4 <_malloc_r+0x44>
 4005734:	9009883a 	mov	r4,r18
 4005738:	400ac2c0 	call	400ac2c <__malloc_lock>
 400573c:	00807dc4 	movi	r2,503
 4005740:	14402b2e 	bgeu	r2,r17,40057f0 <_malloc_r+0x150>
 4005744:	8806d27a 	srli	r3,r17,9
 4005748:	18003f1e 	bne	r3,zero,4005848 <_malloc_r+0x1a8>
 400574c:	880cd0fa 	srli	r6,r17,3
 4005750:	300490fa 	slli	r2,r6,3
 4005754:	02c10074 	movhi	r11,1025
 4005758:	5afda004 	addi	r11,r11,-2432
 400575c:	12cb883a 	add	r5,r2,r11
 4005760:	2c000317 	ldw	r16,12(r5)
 4005764:	580f883a 	mov	r7,r11
 4005768:	2c00041e 	bne	r5,r16,400577c <_malloc_r+0xdc>
 400576c:	00000a06 	br	4005798 <_malloc_r+0xf8>
 4005770:	1800860e 	bge	r3,zero,400598c <_malloc_r+0x2ec>
 4005774:	84000317 	ldw	r16,12(r16)
 4005778:	2c000726 	beq	r5,r16,4005798 <_malloc_r+0xf8>
 400577c:	80800117 	ldw	r2,4(r16)
 4005780:	00ffff04 	movi	r3,-4
 4005784:	10c8703a 	and	r4,r2,r3
 4005788:	2447c83a 	sub	r3,r4,r17
 400578c:	008003c4 	movi	r2,15
 4005790:	10fff70e 	bge	r2,r3,4005770 <_malloc_r+0xd0>
 4005794:	31bfffc4 	addi	r6,r6,-1
 4005798:	32400044 	addi	r9,r6,1
 400579c:	02810074 	movhi	r10,1025
 40057a0:	52bda204 	addi	r10,r10,-2424
 40057a4:	54000217 	ldw	r16,8(r10)
 40057a8:	8280a026 	beq	r16,r10,4005a2c <_malloc_r+0x38c>
 40057ac:	80800117 	ldw	r2,4(r16)
 40057b0:	00ffff04 	movi	r3,-4
 40057b4:	10ca703a 	and	r5,r2,r3
 40057b8:	2c4dc83a 	sub	r6,r5,r17
 40057bc:	008003c4 	movi	r2,15
 40057c0:	11808316 	blt	r2,r6,40059d0 <_malloc_r+0x330>
 40057c4:	52800315 	stw	r10,12(r10)
 40057c8:	52800215 	stw	r10,8(r10)
 40057cc:	30002916 	blt	r6,zero,4005874 <_malloc_r+0x1d4>
 40057d0:	8147883a 	add	r3,r16,r5
 40057d4:	18800117 	ldw	r2,4(r3)
 40057d8:	9009883a 	mov	r4,r18
 40057dc:	10800054 	ori	r2,r2,1
 40057e0:	18800115 	stw	r2,4(r3)
 40057e4:	400ac4c0 	call	400ac4c <__malloc_unlock>
 40057e8:	80c00204 	addi	r3,r16,8
 40057ec:	003fc006 	br	40056f0 <_malloc_r+0x50>
 40057f0:	02c10074 	movhi	r11,1025
 40057f4:	5afda004 	addi	r11,r11,-2432
 40057f8:	8ac5883a 	add	r2,r17,r11
 40057fc:	14000317 	ldw	r16,12(r2)
 4005800:	580f883a 	mov	r7,r11
 4005804:	8806d0fa 	srli	r3,r17,3
 4005808:	14006c26 	beq	r2,r16,40059bc <_malloc_r+0x31c>
 400580c:	80c00117 	ldw	r3,4(r16)
 4005810:	00bfff04 	movi	r2,-4
 4005814:	81800317 	ldw	r6,12(r16)
 4005818:	1886703a 	and	r3,r3,r2
 400581c:	80c7883a 	add	r3,r16,r3
 4005820:	18800117 	ldw	r2,4(r3)
 4005824:	81400217 	ldw	r5,8(r16)
 4005828:	9009883a 	mov	r4,r18
 400582c:	10800054 	ori	r2,r2,1
 4005830:	18800115 	stw	r2,4(r3)
 4005834:	31400215 	stw	r5,8(r6)
 4005838:	29800315 	stw	r6,12(r5)
 400583c:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4005840:	80c00204 	addi	r3,r16,8
 4005844:	003faa06 	br	40056f0 <_malloc_r+0x50>
 4005848:	00800104 	movi	r2,4
 400584c:	10c0052e 	bgeu	r2,r3,4005864 <_malloc_r+0x1c4>
 4005850:	00800504 	movi	r2,20
 4005854:	10c07836 	bltu	r2,r3,4005a38 <_malloc_r+0x398>
 4005858:	198016c4 	addi	r6,r3,91
 400585c:	300490fa 	slli	r2,r6,3
 4005860:	003fbc06 	br	4005754 <_malloc_r+0xb4>
 4005864:	8804d1ba 	srli	r2,r17,6
 4005868:	11800e04 	addi	r6,r2,56
 400586c:	300490fa 	slli	r2,r6,3
 4005870:	003fb806 	br	4005754 <_malloc_r+0xb4>
 4005874:	00807fc4 	movi	r2,511
 4005878:	1140bb36 	bltu	r2,r5,4005b68 <_malloc_r+0x4c8>
 400587c:	2806d0fa 	srli	r3,r5,3
 4005880:	573ffe04 	addi	fp,r10,-8
 4005884:	00800044 	movi	r2,1
 4005888:	180890fa 	slli	r4,r3,3
 400588c:	1807d0ba 	srai	r3,r3,2
 4005890:	e1c00117 	ldw	r7,4(fp)
 4005894:	5909883a 	add	r4,r11,r4
 4005898:	21400217 	ldw	r5,8(r4)
 400589c:	10c4983a 	sll	r2,r2,r3
 40058a0:	81000315 	stw	r4,12(r16)
 40058a4:	81400215 	stw	r5,8(r16)
 40058a8:	388eb03a 	or	r7,r7,r2
 40058ac:	2c000315 	stw	r16,12(r5)
 40058b0:	24000215 	stw	r16,8(r4)
 40058b4:	e1c00115 	stw	r7,4(fp)
 40058b8:	4807883a 	mov	r3,r9
 40058bc:	4800cd16 	blt	r9,zero,4005bf4 <_malloc_r+0x554>
 40058c0:	1807d0ba 	srai	r3,r3,2
 40058c4:	00800044 	movi	r2,1
 40058c8:	10c8983a 	sll	r4,r2,r3
 40058cc:	39004436 	bltu	r7,r4,40059e0 <_malloc_r+0x340>
 40058d0:	21c4703a 	and	r2,r4,r7
 40058d4:	10000a1e 	bne	r2,zero,4005900 <_malloc_r+0x260>
 40058d8:	2109883a 	add	r4,r4,r4
 40058dc:	00bfff04 	movi	r2,-4
 40058e0:	4884703a 	and	r2,r9,r2
 40058e4:	3906703a 	and	r3,r7,r4
 40058e8:	12400104 	addi	r9,r2,4
 40058ec:	1800041e 	bne	r3,zero,4005900 <_malloc_r+0x260>
 40058f0:	2109883a 	add	r4,r4,r4
 40058f4:	3904703a 	and	r2,r7,r4
 40058f8:	4a400104 	addi	r9,r9,4
 40058fc:	103ffc26 	beq	r2,zero,40058f0 <_malloc_r+0x250>
 4005900:	480490fa 	slli	r2,r9,3
 4005904:	4819883a 	mov	r12,r9
 4005908:	023fff04 	movi	r8,-4
 400590c:	589b883a 	add	r13,r11,r2
 4005910:	6807883a 	mov	r3,r13
 4005914:	014003c4 	movi	r5,15
 4005918:	1c000317 	ldw	r16,12(r3)
 400591c:	1c00041e 	bne	r3,r16,4005930 <_malloc_r+0x290>
 4005920:	0000a706 	br	4005bc0 <_malloc_r+0x520>
 4005924:	3000ab0e 	bge	r6,zero,4005bd4 <_malloc_r+0x534>
 4005928:	84000317 	ldw	r16,12(r16)
 400592c:	1c00a426 	beq	r3,r16,4005bc0 <_malloc_r+0x520>
 4005930:	80800117 	ldw	r2,4(r16)
 4005934:	1204703a 	and	r2,r2,r8
 4005938:	144dc83a 	sub	r6,r2,r17
 400593c:	29bff90e 	bge	r5,r6,4005924 <_malloc_r+0x284>
 4005940:	81000317 	ldw	r4,12(r16)
 4005944:	80c00217 	ldw	r3,8(r16)
 4005948:	89400054 	ori	r5,r17,1
 400594c:	8445883a 	add	r2,r16,r17
 4005950:	20c00215 	stw	r3,8(r4)
 4005954:	19000315 	stw	r4,12(r3)
 4005958:	81400115 	stw	r5,4(r16)
 400595c:	1187883a 	add	r3,r2,r6
 4005960:	31000054 	ori	r4,r6,1
 4005964:	50800315 	stw	r2,12(r10)
 4005968:	50800215 	stw	r2,8(r10)
 400596c:	19800015 	stw	r6,0(r3)
 4005970:	11000115 	stw	r4,4(r2)
 4005974:	12800215 	stw	r10,8(r2)
 4005978:	12800315 	stw	r10,12(r2)
 400597c:	9009883a 	mov	r4,r18
 4005980:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4005984:	80c00204 	addi	r3,r16,8
 4005988:	003f5906 	br	40056f0 <_malloc_r+0x50>
 400598c:	8109883a 	add	r4,r16,r4
 4005990:	20800117 	ldw	r2,4(r4)
 4005994:	80c00217 	ldw	r3,8(r16)
 4005998:	81400317 	ldw	r5,12(r16)
 400599c:	10800054 	ori	r2,r2,1
 40059a0:	20800115 	stw	r2,4(r4)
 40059a4:	28c00215 	stw	r3,8(r5)
 40059a8:	19400315 	stw	r5,12(r3)
 40059ac:	9009883a 	mov	r4,r18
 40059b0:	400ac4c0 	call	400ac4c <__malloc_unlock>
 40059b4:	80c00204 	addi	r3,r16,8
 40059b8:	003f4d06 	br	40056f0 <_malloc_r+0x50>
 40059bc:	80800204 	addi	r2,r16,8
 40059c0:	14000317 	ldw	r16,12(r2)
 40059c4:	143f911e 	bne	r2,r16,400580c <_malloc_r+0x16c>
 40059c8:	1a400084 	addi	r9,r3,2
 40059cc:	003f7306 	br	400579c <_malloc_r+0xfc>
 40059d0:	88c00054 	ori	r3,r17,1
 40059d4:	8445883a 	add	r2,r16,r17
 40059d8:	80c00115 	stw	r3,4(r16)
 40059dc:	003fdf06 	br	400595c <_malloc_r+0x2bc>
 40059e0:	e4000217 	ldw	r16,8(fp)
 40059e4:	00bfff04 	movi	r2,-4
 40059e8:	80c00117 	ldw	r3,4(r16)
 40059ec:	802d883a 	mov	r22,r16
 40059f0:	18aa703a 	and	r21,r3,r2
 40059f4:	ac401636 	bltu	r21,r17,4005a50 <_malloc_r+0x3b0>
 40059f8:	ac49c83a 	sub	r4,r21,r17
 40059fc:	008003c4 	movi	r2,15
 4005a00:	1100130e 	bge	r2,r4,4005a50 <_malloc_r+0x3b0>
 4005a04:	88800054 	ori	r2,r17,1
 4005a08:	8447883a 	add	r3,r16,r17
 4005a0c:	80800115 	stw	r2,4(r16)
 4005a10:	20800054 	ori	r2,r4,1
 4005a14:	18800115 	stw	r2,4(r3)
 4005a18:	e0c00215 	stw	r3,8(fp)
 4005a1c:	9009883a 	mov	r4,r18
 4005a20:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4005a24:	80c00204 	addi	r3,r16,8
 4005a28:	003f3106 	br	40056f0 <_malloc_r+0x50>
 4005a2c:	39c00117 	ldw	r7,4(r7)
 4005a30:	573ffe04 	addi	fp,r10,-8
 4005a34:	003fa006 	br	40058b8 <_malloc_r+0x218>
 4005a38:	00801504 	movi	r2,84
 4005a3c:	10c06736 	bltu	r2,r3,4005bdc <_malloc_r+0x53c>
 4005a40:	8804d33a 	srli	r2,r17,12
 4005a44:	11801b84 	addi	r6,r2,110
 4005a48:	300490fa 	slli	r2,r6,3
 4005a4c:	003f4106 	br	4005754 <_malloc_r+0xb4>
 4005a50:	d0a71117 	ldw	r2,-25532(gp)
 4005a54:	d0e00517 	ldw	r3,-32748(gp)
 4005a58:	053fffc4 	movi	r20,-1
 4005a5c:	10800404 	addi	r2,r2,16
 4005a60:	88a7883a 	add	r19,r17,r2
 4005a64:	1d000326 	beq	r3,r20,4005a74 <_malloc_r+0x3d4>
 4005a68:	98c3ffc4 	addi	r3,r19,4095
 4005a6c:	00bc0004 	movi	r2,-4096
 4005a70:	18a6703a 	and	r19,r3,r2
 4005a74:	9009883a 	mov	r4,r18
 4005a78:	980b883a 	mov	r5,r19
 4005a7c:	40079200 	call	4007920 <_sbrk_r>
 4005a80:	1009883a 	mov	r4,r2
 4005a84:	15000426 	beq	r2,r20,4005a98 <_malloc_r+0x3f8>
 4005a88:	854b883a 	add	r5,r16,r21
 4005a8c:	1029883a 	mov	r20,r2
 4005a90:	11405a2e 	bgeu	r2,r5,4005bfc <_malloc_r+0x55c>
 4005a94:	87000c26 	beq	r16,fp,4005ac8 <_malloc_r+0x428>
 4005a98:	e4000217 	ldw	r16,8(fp)
 4005a9c:	80c00117 	ldw	r3,4(r16)
 4005aa0:	00bfff04 	movi	r2,-4
 4005aa4:	1884703a 	and	r2,r3,r2
 4005aa8:	14400336 	bltu	r2,r17,4005ab8 <_malloc_r+0x418>
 4005aac:	1449c83a 	sub	r4,r2,r17
 4005ab0:	008003c4 	movi	r2,15
 4005ab4:	113fd316 	blt	r2,r4,4005a04 <_malloc_r+0x364>
 4005ab8:	9009883a 	mov	r4,r18
 4005abc:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4005ac0:	0007883a 	mov	r3,zero
 4005ac4:	003f0a06 	br	40056f0 <_malloc_r+0x50>
 4005ac8:	05c10074 	movhi	r23,1025
 4005acc:	bdcaa404 	addi	r23,r23,10896
 4005ad0:	b8800017 	ldw	r2,0(r23)
 4005ad4:	988d883a 	add	r6,r19,r2
 4005ad8:	b9800015 	stw	r6,0(r23)
 4005adc:	d0e00517 	ldw	r3,-32748(gp)
 4005ae0:	00bfffc4 	movi	r2,-1
 4005ae4:	18808e26 	beq	r3,r2,4005d20 <_malloc_r+0x680>
 4005ae8:	2145c83a 	sub	r2,r4,r5
 4005aec:	3085883a 	add	r2,r6,r2
 4005af0:	b8800015 	stw	r2,0(r23)
 4005af4:	20c001cc 	andi	r3,r4,7
 4005af8:	18005f1e 	bne	r3,zero,4005c78 <_malloc_r+0x5d8>
 4005afc:	000b883a 	mov	r5,zero
 4005b00:	a4c5883a 	add	r2,r20,r19
 4005b04:	1083ffcc 	andi	r2,r2,4095
 4005b08:	00c40004 	movi	r3,4096
 4005b0c:	1887c83a 	sub	r3,r3,r2
 4005b10:	28e7883a 	add	r19,r5,r3
 4005b14:	9009883a 	mov	r4,r18
 4005b18:	980b883a 	mov	r5,r19
 4005b1c:	40079200 	call	4007920 <_sbrk_r>
 4005b20:	1007883a 	mov	r3,r2
 4005b24:	00bfffc4 	movi	r2,-1
 4005b28:	18807a26 	beq	r3,r2,4005d14 <_malloc_r+0x674>
 4005b2c:	1d05c83a 	sub	r2,r3,r20
 4005b30:	9885883a 	add	r2,r19,r2
 4005b34:	10c00054 	ori	r3,r2,1
 4005b38:	b8800017 	ldw	r2,0(r23)
 4005b3c:	a021883a 	mov	r16,r20
 4005b40:	a0c00115 	stw	r3,4(r20)
 4005b44:	9885883a 	add	r2,r19,r2
 4005b48:	b8800015 	stw	r2,0(r23)
 4005b4c:	e5000215 	stw	r20,8(fp)
 4005b50:	b7003626 	beq	r22,fp,4005c2c <_malloc_r+0x58c>
 4005b54:	018003c4 	movi	r6,15
 4005b58:	35404b36 	bltu	r6,r21,4005c88 <_malloc_r+0x5e8>
 4005b5c:	00800044 	movi	r2,1
 4005b60:	a0800115 	stw	r2,4(r20)
 4005b64:	003fcd06 	br	4005a9c <_malloc_r+0x3fc>
 4005b68:	2808d27a 	srli	r4,r5,9
 4005b6c:	2000371e 	bne	r4,zero,4005c4c <_malloc_r+0x5ac>
 4005b70:	2808d0fa 	srli	r4,r5,3
 4005b74:	200690fa 	slli	r3,r4,3
 4005b78:	1ad1883a 	add	r8,r3,r11
 4005b7c:	41800217 	ldw	r6,8(r8)
 4005b80:	41805b26 	beq	r8,r6,4005cf0 <_malloc_r+0x650>
 4005b84:	30800117 	ldw	r2,4(r6)
 4005b88:	00ffff04 	movi	r3,-4
 4005b8c:	10c4703a 	and	r2,r2,r3
 4005b90:	2880022e 	bgeu	r5,r2,4005b9c <_malloc_r+0x4fc>
 4005b94:	31800217 	ldw	r6,8(r6)
 4005b98:	41bffa1e 	bne	r8,r6,4005b84 <_malloc_r+0x4e4>
 4005b9c:	32000317 	ldw	r8,12(r6)
 4005ba0:	39c00117 	ldw	r7,4(r7)
 4005ba4:	82000315 	stw	r8,12(r16)
 4005ba8:	81800215 	stw	r6,8(r16)
 4005bac:	07010074 	movhi	fp,1025
 4005bb0:	e73da004 	addi	fp,fp,-2432
 4005bb4:	34000315 	stw	r16,12(r6)
 4005bb8:	44000215 	stw	r16,8(r8)
 4005bbc:	003f3e06 	br	40058b8 <_malloc_r+0x218>
 4005bc0:	63000044 	addi	r12,r12,1
 4005bc4:	608000cc 	andi	r2,r12,3
 4005bc8:	10005d26 	beq	r2,zero,4005d40 <_malloc_r+0x6a0>
 4005bcc:	18c00204 	addi	r3,r3,8
 4005bd0:	003f5106 	br	4005918 <_malloc_r+0x278>
 4005bd4:	8089883a 	add	r4,r16,r2
 4005bd8:	003f6d06 	br	4005990 <_malloc_r+0x2f0>
 4005bdc:	00805504 	movi	r2,340
 4005be0:	10c02036 	bltu	r2,r3,4005c64 <_malloc_r+0x5c4>
 4005be4:	8804d3fa 	srli	r2,r17,15
 4005be8:	11801dc4 	addi	r6,r2,119
 4005bec:	300490fa 	slli	r2,r6,3
 4005bf0:	003ed806 	br	4005754 <_malloc_r+0xb4>
 4005bf4:	48c000c4 	addi	r3,r9,3
 4005bf8:	003f3106 	br	40058c0 <_malloc_r+0x220>
 4005bfc:	05c10074 	movhi	r23,1025
 4005c00:	bdcaa404 	addi	r23,r23,10896
 4005c04:	b8800017 	ldw	r2,0(r23)
 4005c08:	988d883a 	add	r6,r19,r2
 4005c0c:	b9800015 	stw	r6,0(r23)
 4005c10:	293fb21e 	bne	r5,r4,4005adc <_malloc_r+0x43c>
 4005c14:	2083ffcc 	andi	r2,r4,4095
 4005c18:	103fb01e 	bne	r2,zero,4005adc <_malloc_r+0x43c>
 4005c1c:	e4000217 	ldw	r16,8(fp)
 4005c20:	9d45883a 	add	r2,r19,r21
 4005c24:	10800054 	ori	r2,r2,1
 4005c28:	80800115 	stw	r2,4(r16)
 4005c2c:	b8c00017 	ldw	r3,0(r23)
 4005c30:	d0a71217 	ldw	r2,-25528(gp)
 4005c34:	10c0012e 	bgeu	r2,r3,4005c3c <_malloc_r+0x59c>
 4005c38:	d0e71215 	stw	r3,-25528(gp)
 4005c3c:	d0a71317 	ldw	r2,-25524(gp)
 4005c40:	10ff962e 	bgeu	r2,r3,4005a9c <_malloc_r+0x3fc>
 4005c44:	d0e71315 	stw	r3,-25524(gp)
 4005c48:	003f9406 	br	4005a9c <_malloc_r+0x3fc>
 4005c4c:	00800104 	movi	r2,4
 4005c50:	11001e36 	bltu	r2,r4,4005ccc <_malloc_r+0x62c>
 4005c54:	2804d1ba 	srli	r2,r5,6
 4005c58:	11000e04 	addi	r4,r2,56
 4005c5c:	200690fa 	slli	r3,r4,3
 4005c60:	003fc506 	br	4005b78 <_malloc_r+0x4d8>
 4005c64:	00815504 	movi	r2,1364
 4005c68:	10c01d2e 	bgeu	r2,r3,4005ce0 <_malloc_r+0x640>
 4005c6c:	01801f84 	movi	r6,126
 4005c70:	0080fc04 	movi	r2,1008
 4005c74:	003eb706 	br	4005754 <_malloc_r+0xb4>
 4005c78:	00800204 	movi	r2,8
 4005c7c:	10cbc83a 	sub	r5,r2,r3
 4005c80:	2169883a 	add	r20,r4,r5
 4005c84:	003f9e06 	br	4005b00 <_malloc_r+0x460>
 4005c88:	00bffe04 	movi	r2,-8
 4005c8c:	a93ffd04 	addi	r4,r21,-12
 4005c90:	2088703a 	and	r4,r4,r2
 4005c94:	b10b883a 	add	r5,r22,r4
 4005c98:	00c00144 	movi	r3,5
 4005c9c:	28c00215 	stw	r3,8(r5)
 4005ca0:	28c00115 	stw	r3,4(r5)
 4005ca4:	b0800117 	ldw	r2,4(r22)
 4005ca8:	1080004c 	andi	r2,r2,1
 4005cac:	2084b03a 	or	r2,r4,r2
 4005cb0:	b0800115 	stw	r2,4(r22)
 4005cb4:	313fdd2e 	bgeu	r6,r4,4005c2c <_malloc_r+0x58c>
 4005cb8:	b1400204 	addi	r5,r22,8
 4005cbc:	9009883a 	mov	r4,r18
 4005cc0:	4004b180 	call	4004b18 <_free_r>
 4005cc4:	e4000217 	ldw	r16,8(fp)
 4005cc8:	003fd806 	br	4005c2c <_malloc_r+0x58c>
 4005ccc:	00800504 	movi	r2,20
 4005cd0:	11001536 	bltu	r2,r4,4005d28 <_malloc_r+0x688>
 4005cd4:	210016c4 	addi	r4,r4,91
 4005cd8:	200690fa 	slli	r3,r4,3
 4005cdc:	003fa606 	br	4005b78 <_malloc_r+0x4d8>
 4005ce0:	8804d4ba 	srli	r2,r17,18
 4005ce4:	11801f04 	addi	r6,r2,124
 4005ce8:	300490fa 	slli	r2,r6,3
 4005cec:	003e9906 	br	4005754 <_malloc_r+0xb4>
 4005cf0:	2009d0ba 	srai	r4,r4,2
 4005cf4:	01410074 	movhi	r5,1025
 4005cf8:	297da004 	addi	r5,r5,-2432
 4005cfc:	00c00044 	movi	r3,1
 4005d00:	28800117 	ldw	r2,4(r5)
 4005d04:	1906983a 	sll	r3,r3,r4
 4005d08:	10c4b03a 	or	r2,r2,r3
 4005d0c:	28800115 	stw	r2,4(r5)
 4005d10:	003fa306 	br	4005ba0 <_malloc_r+0x500>
 4005d14:	0027883a 	mov	r19,zero
 4005d18:	00c00044 	movi	r3,1
 4005d1c:	003f8606 	br	4005b38 <_malloc_r+0x498>
 4005d20:	d1200515 	stw	r4,-32748(gp)
 4005d24:	003f7306 	br	4005af4 <_malloc_r+0x454>
 4005d28:	00801504 	movi	r2,84
 4005d2c:	11001936 	bltu	r2,r4,4005d94 <_malloc_r+0x6f4>
 4005d30:	2804d33a 	srli	r2,r5,12
 4005d34:	11001b84 	addi	r4,r2,110
 4005d38:	200690fa 	slli	r3,r4,3
 4005d3c:	003f8e06 	br	4005b78 <_malloc_r+0x4d8>
 4005d40:	480b883a 	mov	r5,r9
 4005d44:	6807883a 	mov	r3,r13
 4005d48:	288000cc 	andi	r2,r5,3
 4005d4c:	18fffe04 	addi	r3,r3,-8
 4005d50:	297fffc4 	addi	r5,r5,-1
 4005d54:	10001526 	beq	r2,zero,4005dac <_malloc_r+0x70c>
 4005d58:	18800217 	ldw	r2,8(r3)
 4005d5c:	10fffa26 	beq	r2,r3,4005d48 <_malloc_r+0x6a8>
 4005d60:	2109883a 	add	r4,r4,r4
 4005d64:	393f1e36 	bltu	r7,r4,40059e0 <_malloc_r+0x340>
 4005d68:	203f1d26 	beq	r4,zero,40059e0 <_malloc_r+0x340>
 4005d6c:	21c4703a 	and	r2,r4,r7
 4005d70:	10000226 	beq	r2,zero,4005d7c <_malloc_r+0x6dc>
 4005d74:	6013883a 	mov	r9,r12
 4005d78:	003ee106 	br	4005900 <_malloc_r+0x260>
 4005d7c:	2109883a 	add	r4,r4,r4
 4005d80:	3904703a 	and	r2,r7,r4
 4005d84:	63000104 	addi	r12,r12,4
 4005d88:	103ffc26 	beq	r2,zero,4005d7c <_malloc_r+0x6dc>
 4005d8c:	6013883a 	mov	r9,r12
 4005d90:	003edb06 	br	4005900 <_malloc_r+0x260>
 4005d94:	00805504 	movi	r2,340
 4005d98:	11000836 	bltu	r2,r4,4005dbc <_malloc_r+0x71c>
 4005d9c:	2804d3fa 	srli	r2,r5,15
 4005da0:	11001dc4 	addi	r4,r2,119
 4005da4:	200690fa 	slli	r3,r4,3
 4005da8:	003f7306 	br	4005b78 <_malloc_r+0x4d8>
 4005dac:	0104303a 	nor	r2,zero,r4
 4005db0:	388e703a 	and	r7,r7,r2
 4005db4:	e1c00115 	stw	r7,4(fp)
 4005db8:	003fe906 	br	4005d60 <_malloc_r+0x6c0>
 4005dbc:	00815504 	movi	r2,1364
 4005dc0:	1100032e 	bgeu	r2,r4,4005dd0 <_malloc_r+0x730>
 4005dc4:	01001f84 	movi	r4,126
 4005dc8:	00c0fc04 	movi	r3,1008
 4005dcc:	003f6a06 	br	4005b78 <_malloc_r+0x4d8>
 4005dd0:	2804d4ba 	srli	r2,r5,18
 4005dd4:	11001f04 	addi	r4,r2,124
 4005dd8:	200690fa 	slli	r3,r4,3
 4005ddc:	003f6606 	br	4005b78 <_malloc_r+0x4d8>

04005de0 <memchr>:
 4005de0:	008000c4 	movi	r2,3
 4005de4:	29403fcc 	andi	r5,r5,255
 4005de8:	2007883a 	mov	r3,r4
 4005dec:	1180022e 	bgeu	r2,r6,4005df8 <memchr+0x18>
 4005df0:	2084703a 	and	r2,r4,r2
 4005df4:	10000b26 	beq	r2,zero,4005e24 <memchr+0x44>
 4005df8:	313fffc4 	addi	r4,r6,-1
 4005dfc:	3000051e 	bne	r6,zero,4005e14 <memchr+0x34>
 4005e00:	00002c06 	br	4005eb4 <memchr+0xd4>
 4005e04:	213fffc4 	addi	r4,r4,-1
 4005e08:	00bfffc4 	movi	r2,-1
 4005e0c:	18c00044 	addi	r3,r3,1
 4005e10:	20802826 	beq	r4,r2,4005eb4 <memchr+0xd4>
 4005e14:	18800003 	ldbu	r2,0(r3)
 4005e18:	28bffa1e 	bne	r5,r2,4005e04 <memchr+0x24>
 4005e1c:	1805883a 	mov	r2,r3
 4005e20:	f800283a 	ret
 4005e24:	0011883a 	mov	r8,zero
 4005e28:	0007883a 	mov	r3,zero
 4005e2c:	01c00104 	movi	r7,4
 4005e30:	4004923a 	slli	r2,r8,8
 4005e34:	18c00044 	addi	r3,r3,1
 4005e38:	1151883a 	add	r8,r2,r5
 4005e3c:	19fffc1e 	bne	r3,r7,4005e30 <memchr+0x50>
 4005e40:	02bfbff4 	movhi	r10,65279
 4005e44:	52bfbfc4 	addi	r10,r10,-257
 4005e48:	02602074 	movhi	r9,32897
 4005e4c:	4a602004 	addi	r9,r9,-32640
 4005e50:	02c000c4 	movi	r11,3
 4005e54:	20800017 	ldw	r2,0(r4)
 4005e58:	31bfff04 	addi	r6,r6,-4
 4005e5c:	200f883a 	mov	r7,r4
 4005e60:	1204f03a 	xor	r2,r2,r8
 4005e64:	1287883a 	add	r3,r2,r10
 4005e68:	1a46703a 	and	r3,r3,r9
 4005e6c:	0084303a 	nor	r2,zero,r2
 4005e70:	10c4703a 	and	r2,r2,r3
 4005e74:	10000b26 	beq	r2,zero,4005ea4 <memchr+0xc4>
 4005e78:	20800003 	ldbu	r2,0(r4)
 4005e7c:	28800f26 	beq	r5,r2,4005ebc <memchr+0xdc>
 4005e80:	20800043 	ldbu	r2,1(r4)
 4005e84:	21c00044 	addi	r7,r4,1
 4005e88:	28800c26 	beq	r5,r2,4005ebc <memchr+0xdc>
 4005e8c:	20800083 	ldbu	r2,2(r4)
 4005e90:	21c00084 	addi	r7,r4,2
 4005e94:	28800926 	beq	r5,r2,4005ebc <memchr+0xdc>
 4005e98:	208000c3 	ldbu	r2,3(r4)
 4005e9c:	21c000c4 	addi	r7,r4,3
 4005ea0:	28800626 	beq	r5,r2,4005ebc <memchr+0xdc>
 4005ea4:	21000104 	addi	r4,r4,4
 4005ea8:	59bfea36 	bltu	r11,r6,4005e54 <memchr+0x74>
 4005eac:	2007883a 	mov	r3,r4
 4005eb0:	003fd106 	br	4005df8 <memchr+0x18>
 4005eb4:	0005883a 	mov	r2,zero
 4005eb8:	f800283a 	ret
 4005ebc:	3805883a 	mov	r2,r7
 4005ec0:	f800283a 	ret

04005ec4 <memcpy>:
 4005ec4:	01c003c4 	movi	r7,15
 4005ec8:	2007883a 	mov	r3,r4
 4005ecc:	3980032e 	bgeu	r7,r6,4005edc <memcpy+0x18>
 4005ed0:	2904b03a 	or	r2,r5,r4
 4005ed4:	108000cc 	andi	r2,r2,3
 4005ed8:	10000926 	beq	r2,zero,4005f00 <memcpy+0x3c>
 4005edc:	30000626 	beq	r6,zero,4005ef8 <memcpy+0x34>
 4005ee0:	30cd883a 	add	r6,r6,r3
 4005ee4:	28800003 	ldbu	r2,0(r5)
 4005ee8:	29400044 	addi	r5,r5,1
 4005eec:	18800005 	stb	r2,0(r3)
 4005ef0:	18c00044 	addi	r3,r3,1
 4005ef4:	30fffb1e 	bne	r6,r3,4005ee4 <memcpy+0x20>
 4005ef8:	2005883a 	mov	r2,r4
 4005efc:	f800283a 	ret
 4005f00:	3811883a 	mov	r8,r7
 4005f04:	200f883a 	mov	r7,r4
 4005f08:	28c00017 	ldw	r3,0(r5)
 4005f0c:	31bffc04 	addi	r6,r6,-16
 4005f10:	38c00015 	stw	r3,0(r7)
 4005f14:	28800117 	ldw	r2,4(r5)
 4005f18:	38800115 	stw	r2,4(r7)
 4005f1c:	28c00217 	ldw	r3,8(r5)
 4005f20:	38c00215 	stw	r3,8(r7)
 4005f24:	28800317 	ldw	r2,12(r5)
 4005f28:	29400404 	addi	r5,r5,16
 4005f2c:	38800315 	stw	r2,12(r7)
 4005f30:	39c00404 	addi	r7,r7,16
 4005f34:	41bff436 	bltu	r8,r6,4005f08 <memcpy+0x44>
 4005f38:	008000c4 	movi	r2,3
 4005f3c:	1180072e 	bgeu	r2,r6,4005f5c <memcpy+0x98>
 4005f40:	1007883a 	mov	r3,r2
 4005f44:	28800017 	ldw	r2,0(r5)
 4005f48:	31bfff04 	addi	r6,r6,-4
 4005f4c:	29400104 	addi	r5,r5,4
 4005f50:	38800015 	stw	r2,0(r7)
 4005f54:	39c00104 	addi	r7,r7,4
 4005f58:	19bffa36 	bltu	r3,r6,4005f44 <memcpy+0x80>
 4005f5c:	3807883a 	mov	r3,r7
 4005f60:	003fde06 	br	4005edc <memcpy+0x18>

04005f64 <memmove>:
 4005f64:	2807883a 	mov	r3,r5
 4005f68:	2011883a 	mov	r8,r4
 4005f6c:	29000c2e 	bgeu	r5,r4,4005fa0 <memmove+0x3c>
 4005f70:	298f883a 	add	r7,r5,r6
 4005f74:	21c00a2e 	bgeu	r4,r7,4005fa0 <memmove+0x3c>
 4005f78:	30000726 	beq	r6,zero,4005f98 <memmove+0x34>
 4005f7c:	2187883a 	add	r3,r4,r6
 4005f80:	198dc83a 	sub	r6,r3,r6
 4005f84:	39ffffc4 	addi	r7,r7,-1
 4005f88:	38800003 	ldbu	r2,0(r7)
 4005f8c:	18ffffc4 	addi	r3,r3,-1
 4005f90:	18800005 	stb	r2,0(r3)
 4005f94:	19bffb1e 	bne	r3,r6,4005f84 <memmove+0x20>
 4005f98:	2005883a 	mov	r2,r4
 4005f9c:	f800283a 	ret
 4005fa0:	01c003c4 	movi	r7,15
 4005fa4:	39800a36 	bltu	r7,r6,4005fd0 <memmove+0x6c>
 4005fa8:	303ffb26 	beq	r6,zero,4005f98 <memmove+0x34>
 4005fac:	400f883a 	mov	r7,r8
 4005fb0:	320d883a 	add	r6,r6,r8
 4005fb4:	28800003 	ldbu	r2,0(r5)
 4005fb8:	29400044 	addi	r5,r5,1
 4005fbc:	38800005 	stb	r2,0(r7)
 4005fc0:	39c00044 	addi	r7,r7,1
 4005fc4:	39bffb1e 	bne	r7,r6,4005fb4 <memmove+0x50>
 4005fc8:	2005883a 	mov	r2,r4
 4005fcc:	f800283a 	ret
 4005fd0:	1904b03a 	or	r2,r3,r4
 4005fd4:	108000cc 	andi	r2,r2,3
 4005fd8:	103ff31e 	bne	r2,zero,4005fa8 <memmove+0x44>
 4005fdc:	3811883a 	mov	r8,r7
 4005fe0:	180b883a 	mov	r5,r3
 4005fe4:	200f883a 	mov	r7,r4
 4005fe8:	28c00017 	ldw	r3,0(r5)
 4005fec:	31bffc04 	addi	r6,r6,-16
 4005ff0:	38c00015 	stw	r3,0(r7)
 4005ff4:	28800117 	ldw	r2,4(r5)
 4005ff8:	38800115 	stw	r2,4(r7)
 4005ffc:	28c00217 	ldw	r3,8(r5)
 4006000:	38c00215 	stw	r3,8(r7)
 4006004:	28800317 	ldw	r2,12(r5)
 4006008:	29400404 	addi	r5,r5,16
 400600c:	38800315 	stw	r2,12(r7)
 4006010:	39c00404 	addi	r7,r7,16
 4006014:	41bff436 	bltu	r8,r6,4005fe8 <memmove+0x84>
 4006018:	008000c4 	movi	r2,3
 400601c:	1180072e 	bgeu	r2,r6,400603c <memmove+0xd8>
 4006020:	1007883a 	mov	r3,r2
 4006024:	28800017 	ldw	r2,0(r5)
 4006028:	31bfff04 	addi	r6,r6,-4
 400602c:	29400104 	addi	r5,r5,4
 4006030:	38800015 	stw	r2,0(r7)
 4006034:	39c00104 	addi	r7,r7,4
 4006038:	19bffa36 	bltu	r3,r6,4006024 <memmove+0xc0>
 400603c:	3811883a 	mov	r8,r7
 4006040:	003fd906 	br	4005fa8 <memmove+0x44>

04006044 <memset>:
 4006044:	008000c4 	movi	r2,3
 4006048:	29403fcc 	andi	r5,r5,255
 400604c:	2007883a 	mov	r3,r4
 4006050:	1180022e 	bgeu	r2,r6,400605c <memset+0x18>
 4006054:	2084703a 	and	r2,r4,r2
 4006058:	10000826 	beq	r2,zero,400607c <memset+0x38>
 400605c:	30000526 	beq	r6,zero,4006074 <memset+0x30>
 4006060:	2805883a 	mov	r2,r5
 4006064:	30cd883a 	add	r6,r6,r3
 4006068:	18800005 	stb	r2,0(r3)
 400606c:	18c00044 	addi	r3,r3,1
 4006070:	19bffd1e 	bne	r3,r6,4006068 <memset+0x24>
 4006074:	2005883a 	mov	r2,r4
 4006078:	f800283a 	ret
 400607c:	2804923a 	slli	r2,r5,8
 4006080:	020003c4 	movi	r8,15
 4006084:	200f883a 	mov	r7,r4
 4006088:	2884b03a 	or	r2,r5,r2
 400608c:	1006943a 	slli	r3,r2,16
 4006090:	10c6b03a 	or	r3,r2,r3
 4006094:	41800a2e 	bgeu	r8,r6,40060c0 <memset+0x7c>
 4006098:	4005883a 	mov	r2,r8
 400609c:	31bffc04 	addi	r6,r6,-16
 40060a0:	38c00015 	stw	r3,0(r7)
 40060a4:	38c00115 	stw	r3,4(r7)
 40060a8:	38c00215 	stw	r3,8(r7)
 40060ac:	38c00315 	stw	r3,12(r7)
 40060b0:	39c00404 	addi	r7,r7,16
 40060b4:	11bff936 	bltu	r2,r6,400609c <memset+0x58>
 40060b8:	008000c4 	movi	r2,3
 40060bc:	1180052e 	bgeu	r2,r6,40060d4 <memset+0x90>
 40060c0:	31bfff04 	addi	r6,r6,-4
 40060c4:	008000c4 	movi	r2,3
 40060c8:	38c00015 	stw	r3,0(r7)
 40060cc:	39c00104 	addi	r7,r7,4
 40060d0:	11bffb36 	bltu	r2,r6,40060c0 <memset+0x7c>
 40060d4:	3807883a 	mov	r3,r7
 40060d8:	003fe006 	br	400605c <memset+0x18>

040060dc <_Bfree>:
 40060dc:	28000826 	beq	r5,zero,4006100 <_Bfree+0x24>
 40060e0:	28800117 	ldw	r2,4(r5)
 40060e4:	21001317 	ldw	r4,76(r4)
 40060e8:	1085883a 	add	r2,r2,r2
 40060ec:	1085883a 	add	r2,r2,r2
 40060f0:	1105883a 	add	r2,r2,r4
 40060f4:	10c00017 	ldw	r3,0(r2)
 40060f8:	28c00015 	stw	r3,0(r5)
 40060fc:	11400015 	stw	r5,0(r2)
 4006100:	f800283a 	ret

04006104 <__hi0bits>:
 4006104:	20bfffec 	andhi	r2,r4,65535
 4006108:	10001426 	beq	r2,zero,400615c <__hi0bits+0x58>
 400610c:	0007883a 	mov	r3,zero
 4006110:	20bfc02c 	andhi	r2,r4,65280
 4006114:	1000021e 	bne	r2,zero,4006120 <__hi0bits+0x1c>
 4006118:	2008923a 	slli	r4,r4,8
 400611c:	18c00204 	addi	r3,r3,8
 4006120:	20bc002c 	andhi	r2,r4,61440
 4006124:	1000021e 	bne	r2,zero,4006130 <__hi0bits+0x2c>
 4006128:	2008913a 	slli	r4,r4,4
 400612c:	18c00104 	addi	r3,r3,4
 4006130:	20b0002c 	andhi	r2,r4,49152
 4006134:	1000031e 	bne	r2,zero,4006144 <__hi0bits+0x40>
 4006138:	2105883a 	add	r2,r4,r4
 400613c:	18c00084 	addi	r3,r3,2
 4006140:	1089883a 	add	r4,r2,r2
 4006144:	20000316 	blt	r4,zero,4006154 <__hi0bits+0x50>
 4006148:	2090002c 	andhi	r2,r4,16384
 400614c:	10000626 	beq	r2,zero,4006168 <__hi0bits+0x64>
 4006150:	18c00044 	addi	r3,r3,1
 4006154:	1805883a 	mov	r2,r3
 4006158:	f800283a 	ret
 400615c:	2008943a 	slli	r4,r4,16
 4006160:	00c00404 	movi	r3,16
 4006164:	003fea06 	br	4006110 <__hi0bits+0xc>
 4006168:	00c00804 	movi	r3,32
 400616c:	1805883a 	mov	r2,r3
 4006170:	f800283a 	ret

04006174 <__lo0bits>:
 4006174:	20c00017 	ldw	r3,0(r4)
 4006178:	188001cc 	andi	r2,r3,7
 400617c:	10000a26 	beq	r2,zero,40061a8 <__lo0bits+0x34>
 4006180:	1880004c 	andi	r2,r3,1
 4006184:	1005003a 	cmpeq	r2,r2,zero
 4006188:	10002126 	beq	r2,zero,4006210 <__lo0bits+0x9c>
 400618c:	1880008c 	andi	r2,r3,2
 4006190:	1000251e 	bne	r2,zero,4006228 <__lo0bits+0xb4>
 4006194:	1804d0ba 	srli	r2,r3,2
 4006198:	01400084 	movi	r5,2
 400619c:	20800015 	stw	r2,0(r4)
 40061a0:	2805883a 	mov	r2,r5
 40061a4:	f800283a 	ret
 40061a8:	18bfffcc 	andi	r2,r3,65535
 40061ac:	10001526 	beq	r2,zero,4006204 <__lo0bits+0x90>
 40061b0:	000b883a 	mov	r5,zero
 40061b4:	18803fcc 	andi	r2,r3,255
 40061b8:	1000021e 	bne	r2,zero,40061c4 <__lo0bits+0x50>
 40061bc:	1806d23a 	srli	r3,r3,8
 40061c0:	29400204 	addi	r5,r5,8
 40061c4:	188003cc 	andi	r2,r3,15
 40061c8:	1000021e 	bne	r2,zero,40061d4 <__lo0bits+0x60>
 40061cc:	1806d13a 	srli	r3,r3,4
 40061d0:	29400104 	addi	r5,r5,4
 40061d4:	188000cc 	andi	r2,r3,3
 40061d8:	1000021e 	bne	r2,zero,40061e4 <__lo0bits+0x70>
 40061dc:	1806d0ba 	srli	r3,r3,2
 40061e0:	29400084 	addi	r5,r5,2
 40061e4:	1880004c 	andi	r2,r3,1
 40061e8:	1000031e 	bne	r2,zero,40061f8 <__lo0bits+0x84>
 40061ec:	1806d07a 	srli	r3,r3,1
 40061f0:	18000a26 	beq	r3,zero,400621c <__lo0bits+0xa8>
 40061f4:	29400044 	addi	r5,r5,1
 40061f8:	2805883a 	mov	r2,r5
 40061fc:	20c00015 	stw	r3,0(r4)
 4006200:	f800283a 	ret
 4006204:	1806d43a 	srli	r3,r3,16
 4006208:	01400404 	movi	r5,16
 400620c:	003fe906 	br	40061b4 <__lo0bits+0x40>
 4006210:	000b883a 	mov	r5,zero
 4006214:	2805883a 	mov	r2,r5
 4006218:	f800283a 	ret
 400621c:	01400804 	movi	r5,32
 4006220:	2805883a 	mov	r2,r5
 4006224:	f800283a 	ret
 4006228:	1804d07a 	srli	r2,r3,1
 400622c:	01400044 	movi	r5,1
 4006230:	20800015 	stw	r2,0(r4)
 4006234:	003fda06 	br	40061a0 <__lo0bits+0x2c>

04006238 <__mcmp>:
 4006238:	20800417 	ldw	r2,16(r4)
 400623c:	28c00417 	ldw	r3,16(r5)
 4006240:	10cfc83a 	sub	r7,r2,r3
 4006244:	38000c1e 	bne	r7,zero,4006278 <__mcmp+0x40>
 4006248:	18c5883a 	add	r2,r3,r3
 400624c:	1085883a 	add	r2,r2,r2
 4006250:	10c00504 	addi	r3,r2,20
 4006254:	21000504 	addi	r4,r4,20
 4006258:	28cb883a 	add	r5,r5,r3
 400625c:	2085883a 	add	r2,r4,r2
 4006260:	10bfff04 	addi	r2,r2,-4
 4006264:	297fff04 	addi	r5,r5,-4
 4006268:	11800017 	ldw	r6,0(r2)
 400626c:	28c00017 	ldw	r3,0(r5)
 4006270:	30c0031e 	bne	r6,r3,4006280 <__mcmp+0x48>
 4006274:	20bffa36 	bltu	r4,r2,4006260 <__mcmp+0x28>
 4006278:	3805883a 	mov	r2,r7
 400627c:	f800283a 	ret
 4006280:	30c00336 	bltu	r6,r3,4006290 <__mcmp+0x58>
 4006284:	01c00044 	movi	r7,1
 4006288:	3805883a 	mov	r2,r7
 400628c:	f800283a 	ret
 4006290:	01ffffc4 	movi	r7,-1
 4006294:	003ff806 	br	4006278 <__mcmp+0x40>

04006298 <__ulp>:
 4006298:	295ffc2c 	andhi	r5,r5,32752
 400629c:	013f3034 	movhi	r4,64704
 40062a0:	290b883a 	add	r5,r5,r4
 40062a4:	0145c83a 	sub	r2,zero,r5
 40062a8:	1007d53a 	srai	r3,r2,20
 40062ac:	000d883a 	mov	r6,zero
 40062b0:	0140040e 	bge	zero,r5,40062c4 <__ulp+0x2c>
 40062b4:	280f883a 	mov	r7,r5
 40062b8:	3807883a 	mov	r3,r7
 40062bc:	3005883a 	mov	r2,r6
 40062c0:	f800283a 	ret
 40062c4:	008004c4 	movi	r2,19
 40062c8:	193ffb04 	addi	r4,r3,-20
 40062cc:	10c00c0e 	bge	r2,r3,4006300 <__ulp+0x68>
 40062d0:	008007c4 	movi	r2,31
 40062d4:	1107c83a 	sub	r3,r2,r4
 40062d8:	00800784 	movi	r2,30
 40062dc:	01400044 	movi	r5,1
 40062e0:	11000216 	blt	r2,r4,40062ec <__ulp+0x54>
 40062e4:	00800044 	movi	r2,1
 40062e8:	10ca983a 	sll	r5,r2,r3
 40062ec:	000f883a 	mov	r7,zero
 40062f0:	280d883a 	mov	r6,r5
 40062f4:	3807883a 	mov	r3,r7
 40062f8:	3005883a 	mov	r2,r6
 40062fc:	f800283a 	ret
 4006300:	00800234 	movhi	r2,8
 4006304:	10cfd83a 	sra	r7,r2,r3
 4006308:	000d883a 	mov	r6,zero
 400630c:	3005883a 	mov	r2,r6
 4006310:	3807883a 	mov	r3,r7
 4006314:	f800283a 	ret

04006318 <__b2d>:
 4006318:	20800417 	ldw	r2,16(r4)
 400631c:	defff904 	addi	sp,sp,-28
 4006320:	dd000415 	stw	r20,16(sp)
 4006324:	1085883a 	add	r2,r2,r2
 4006328:	25000504 	addi	r20,r4,20
 400632c:	1085883a 	add	r2,r2,r2
 4006330:	dc000015 	stw	r16,0(sp)
 4006334:	a0a1883a 	add	r16,r20,r2
 4006338:	dd400515 	stw	r21,20(sp)
 400633c:	857fff17 	ldw	r21,-4(r16)
 4006340:	dc400115 	stw	r17,4(sp)
 4006344:	dfc00615 	stw	ra,24(sp)
 4006348:	a809883a 	mov	r4,r21
 400634c:	2823883a 	mov	r17,r5
 4006350:	dcc00315 	stw	r19,12(sp)
 4006354:	dc800215 	stw	r18,8(sp)
 4006358:	40061040 	call	4006104 <__hi0bits>
 400635c:	100b883a 	mov	r5,r2
 4006360:	00800804 	movi	r2,32
 4006364:	1145c83a 	sub	r2,r2,r5
 4006368:	88800015 	stw	r2,0(r17)
 400636c:	00800284 	movi	r2,10
 4006370:	80ffff04 	addi	r3,r16,-4
 4006374:	11401416 	blt	r2,r5,40063c8 <__b2d+0xb0>
 4006378:	008002c4 	movi	r2,11
 400637c:	1149c83a 	sub	r4,r2,r5
 4006380:	a0c02736 	bltu	r20,r3,4006420 <__b2d+0x108>
 4006384:	000d883a 	mov	r6,zero
 4006388:	28800544 	addi	r2,r5,21
 400638c:	a906d83a 	srl	r3,r21,r4
 4006390:	a884983a 	sll	r2,r21,r2
 4006394:	1ccffc34 	orhi	r19,r3,16368
 4006398:	11a4b03a 	or	r18,r2,r6
 400639c:	9005883a 	mov	r2,r18
 40063a0:	9807883a 	mov	r3,r19
 40063a4:	dfc00617 	ldw	ra,24(sp)
 40063a8:	dd400517 	ldw	r21,20(sp)
 40063ac:	dd000417 	ldw	r20,16(sp)
 40063b0:	dcc00317 	ldw	r19,12(sp)
 40063b4:	dc800217 	ldw	r18,8(sp)
 40063b8:	dc400117 	ldw	r17,4(sp)
 40063bc:	dc000017 	ldw	r16,0(sp)
 40063c0:	dec00704 	addi	sp,sp,28
 40063c4:	f800283a 	ret
 40063c8:	a0c00e36 	bltu	r20,r3,4006404 <__b2d+0xec>
 40063cc:	293ffd44 	addi	r4,r5,-11
 40063d0:	000d883a 	mov	r6,zero
 40063d4:	20000f26 	beq	r4,zero,4006414 <__b2d+0xfc>
 40063d8:	00800804 	movi	r2,32
 40063dc:	110bc83a 	sub	r5,r2,r4
 40063e0:	a0c01236 	bltu	r20,r3,400642c <__b2d+0x114>
 40063e4:	000f883a 	mov	r7,zero
 40063e8:	a904983a 	sll	r2,r21,r4
 40063ec:	3146d83a 	srl	r3,r6,r5
 40063f0:	3108983a 	sll	r4,r6,r4
 40063f4:	108ffc34 	orhi	r2,r2,16368
 40063f8:	18a6b03a 	or	r19,r3,r2
 40063fc:	3924b03a 	or	r18,r7,r4
 4006400:	003fe606 	br	400639c <__b2d+0x84>
 4006404:	293ffd44 	addi	r4,r5,-11
 4006408:	81bffe17 	ldw	r6,-8(r16)
 400640c:	80fffe04 	addi	r3,r16,-8
 4006410:	203ff11e 	bne	r4,zero,40063d8 <__b2d+0xc0>
 4006414:	accffc34 	orhi	r19,r21,16368
 4006418:	3025883a 	mov	r18,r6
 400641c:	003fdf06 	br	400639c <__b2d+0x84>
 4006420:	18bfff17 	ldw	r2,-4(r3)
 4006424:	110cd83a 	srl	r6,r2,r4
 4006428:	003fd706 	br	4006388 <__b2d+0x70>
 400642c:	18bfff17 	ldw	r2,-4(r3)
 4006430:	114ed83a 	srl	r7,r2,r5
 4006434:	003fec06 	br	40063e8 <__b2d+0xd0>

04006438 <__ratio>:
 4006438:	defff904 	addi	sp,sp,-28
 400643c:	dc400215 	stw	r17,8(sp)
 4006440:	2823883a 	mov	r17,r5
 4006444:	d80b883a 	mov	r5,sp
 4006448:	dfc00615 	stw	ra,24(sp)
 400644c:	dd000515 	stw	r20,20(sp)
 4006450:	dcc00415 	stw	r19,16(sp)
 4006454:	dc800315 	stw	r18,12(sp)
 4006458:	2025883a 	mov	r18,r4
 400645c:	40063180 	call	4006318 <__b2d>
 4006460:	8809883a 	mov	r4,r17
 4006464:	d9400104 	addi	r5,sp,4
 4006468:	1027883a 	mov	r19,r2
 400646c:	1829883a 	mov	r20,r3
 4006470:	40063180 	call	4006318 <__b2d>
 4006474:	89000417 	ldw	r4,16(r17)
 4006478:	91c00417 	ldw	r7,16(r18)
 400647c:	d9800117 	ldw	r6,4(sp)
 4006480:	180b883a 	mov	r5,r3
 4006484:	390fc83a 	sub	r7,r7,r4
 4006488:	1009883a 	mov	r4,r2
 400648c:	d8800017 	ldw	r2,0(sp)
 4006490:	380e917a 	slli	r7,r7,5
 4006494:	2011883a 	mov	r8,r4
 4006498:	1185c83a 	sub	r2,r2,r6
 400649c:	11c5883a 	add	r2,r2,r7
 40064a0:	1006953a 	slli	r3,r2,20
 40064a4:	2813883a 	mov	r9,r5
 40064a8:	00800d0e 	bge	zero,r2,40064e0 <__ratio+0xa8>
 40064ac:	1d29883a 	add	r20,r3,r20
 40064b0:	a00b883a 	mov	r5,r20
 40064b4:	480f883a 	mov	r7,r9
 40064b8:	9809883a 	mov	r4,r19
 40064bc:	400d883a 	mov	r6,r8
 40064c0:	40095cc0 	call	40095cc <__divdf3>
 40064c4:	dfc00617 	ldw	ra,24(sp)
 40064c8:	dd000517 	ldw	r20,20(sp)
 40064cc:	dcc00417 	ldw	r19,16(sp)
 40064d0:	dc800317 	ldw	r18,12(sp)
 40064d4:	dc400217 	ldw	r17,8(sp)
 40064d8:	dec00704 	addi	sp,sp,28
 40064dc:	f800283a 	ret
 40064e0:	28d3c83a 	sub	r9,r5,r3
 40064e4:	003ff206 	br	40064b0 <__ratio+0x78>

040064e8 <_mprec_log10>:
 40064e8:	defffe04 	addi	sp,sp,-8
 40064ec:	008005c4 	movi	r2,23
 40064f0:	dc000015 	stw	r16,0(sp)
 40064f4:	dfc00115 	stw	ra,4(sp)
 40064f8:	2021883a 	mov	r16,r4
 40064fc:	11000c16 	blt	r2,r4,4006530 <_mprec_log10+0x48>
 4006500:	200490fa 	slli	r2,r4,3
 4006504:	00c10074 	movhi	r3,1025
 4006508:	18fbf704 	addi	r3,r3,-4132
 400650c:	10c5883a 	add	r2,r2,r3
 4006510:	12400117 	ldw	r9,4(r2)
 4006514:	12000017 	ldw	r8,0(r2)
 4006518:	4807883a 	mov	r3,r9
 400651c:	4005883a 	mov	r2,r8
 4006520:	dfc00117 	ldw	ra,4(sp)
 4006524:	dc000017 	ldw	r16,0(sp)
 4006528:	dec00204 	addi	sp,sp,8
 400652c:	f800283a 	ret
 4006530:	0011883a 	mov	r8,zero
 4006534:	024ffc34 	movhi	r9,16368
 4006538:	0005883a 	mov	r2,zero
 400653c:	00d00934 	movhi	r3,16420
 4006540:	480b883a 	mov	r5,r9
 4006544:	4009883a 	mov	r4,r8
 4006548:	180f883a 	mov	r7,r3
 400654c:	100d883a 	mov	r6,r2
 4006550:	40092080 	call	4009208 <__muldf3>
 4006554:	843fffc4 	addi	r16,r16,-1
 4006558:	1011883a 	mov	r8,r2
 400655c:	1813883a 	mov	r9,r3
 4006560:	803ff51e 	bne	r16,zero,4006538 <_mprec_log10+0x50>
 4006564:	4005883a 	mov	r2,r8
 4006568:	4807883a 	mov	r3,r9
 400656c:	dfc00117 	ldw	ra,4(sp)
 4006570:	dc000017 	ldw	r16,0(sp)
 4006574:	dec00204 	addi	sp,sp,8
 4006578:	f800283a 	ret

0400657c <__copybits>:
 400657c:	297fffc4 	addi	r5,r5,-1
 4006580:	30800417 	ldw	r2,16(r6)
 4006584:	280bd17a 	srai	r5,r5,5
 4006588:	31800504 	addi	r6,r6,20
 400658c:	1085883a 	add	r2,r2,r2
 4006590:	294b883a 	add	r5,r5,r5
 4006594:	294b883a 	add	r5,r5,r5
 4006598:	1085883a 	add	r2,r2,r2
 400659c:	290b883a 	add	r5,r5,r4
 40065a0:	3087883a 	add	r3,r6,r2
 40065a4:	29400104 	addi	r5,r5,4
 40065a8:	30c0052e 	bgeu	r6,r3,40065c0 <__copybits+0x44>
 40065ac:	30800017 	ldw	r2,0(r6)
 40065b0:	31800104 	addi	r6,r6,4
 40065b4:	20800015 	stw	r2,0(r4)
 40065b8:	21000104 	addi	r4,r4,4
 40065bc:	30fffb36 	bltu	r6,r3,40065ac <__copybits+0x30>
 40065c0:	2140032e 	bgeu	r4,r5,40065d0 <__copybits+0x54>
 40065c4:	20000015 	stw	zero,0(r4)
 40065c8:	21000104 	addi	r4,r4,4
 40065cc:	217ffd36 	bltu	r4,r5,40065c4 <__copybits+0x48>
 40065d0:	f800283a 	ret

040065d4 <__any_on>:
 40065d4:	20800417 	ldw	r2,16(r4)
 40065d8:	2807d17a 	srai	r3,r5,5
 40065dc:	21000504 	addi	r4,r4,20
 40065e0:	10c00d0e 	bge	r2,r3,4006618 <__any_on+0x44>
 40065e4:	1085883a 	add	r2,r2,r2
 40065e8:	1085883a 	add	r2,r2,r2
 40065ec:	208d883a 	add	r6,r4,r2
 40065f0:	2180182e 	bgeu	r4,r6,4006654 <__any_on+0x80>
 40065f4:	30bfff17 	ldw	r2,-4(r6)
 40065f8:	30ffff04 	addi	r3,r6,-4
 40065fc:	1000041e 	bne	r2,zero,4006610 <__any_on+0x3c>
 4006600:	20c0142e 	bgeu	r4,r3,4006654 <__any_on+0x80>
 4006604:	18ffff04 	addi	r3,r3,-4
 4006608:	18800017 	ldw	r2,0(r3)
 400660c:	103ffc26 	beq	r2,zero,4006600 <__any_on+0x2c>
 4006610:	00800044 	movi	r2,1
 4006614:	f800283a 	ret
 4006618:	18800a0e 	bge	r3,r2,4006644 <__any_on+0x70>
 400661c:	294007cc 	andi	r5,r5,31
 4006620:	28000826 	beq	r5,zero,4006644 <__any_on+0x70>
 4006624:	18c5883a 	add	r2,r3,r3
 4006628:	1085883a 	add	r2,r2,r2
 400662c:	208d883a 	add	r6,r4,r2
 4006630:	30c00017 	ldw	r3,0(r6)
 4006634:	1944d83a 	srl	r2,r3,r5
 4006638:	1144983a 	sll	r2,r2,r5
 400663c:	18bff41e 	bne	r3,r2,4006610 <__any_on+0x3c>
 4006640:	003feb06 	br	40065f0 <__any_on+0x1c>
 4006644:	18c5883a 	add	r2,r3,r3
 4006648:	1085883a 	add	r2,r2,r2
 400664c:	208d883a 	add	r6,r4,r2
 4006650:	003fe706 	br	40065f0 <__any_on+0x1c>
 4006654:	0005883a 	mov	r2,zero
 4006658:	f800283a 	ret

0400665c <_Balloc>:
 400665c:	20c01317 	ldw	r3,76(r4)
 4006660:	defffb04 	addi	sp,sp,-20
 4006664:	dcc00315 	stw	r19,12(sp)
 4006668:	dc800215 	stw	r18,8(sp)
 400666c:	dfc00415 	stw	ra,16(sp)
 4006670:	2825883a 	mov	r18,r5
 4006674:	dc400115 	stw	r17,4(sp)
 4006678:	dc000015 	stw	r16,0(sp)
 400667c:	2027883a 	mov	r19,r4
 4006680:	01800404 	movi	r6,16
 4006684:	01400104 	movi	r5,4
 4006688:	18001726 	beq	r3,zero,40066e8 <_Balloc+0x8c>
 400668c:	01400044 	movi	r5,1
 4006690:	9485883a 	add	r2,r18,r18
 4006694:	2ca2983a 	sll	r17,r5,r18
 4006698:	1085883a 	add	r2,r2,r2
 400669c:	10c7883a 	add	r3,r2,r3
 40066a0:	1c000017 	ldw	r16,0(r3)
 40066a4:	8c4d883a 	add	r6,r17,r17
 40066a8:	318d883a 	add	r6,r6,r6
 40066ac:	9809883a 	mov	r4,r19
 40066b0:	31800504 	addi	r6,r6,20
 40066b4:	80001226 	beq	r16,zero,4006700 <_Balloc+0xa4>
 40066b8:	80800017 	ldw	r2,0(r16)
 40066bc:	18800015 	stw	r2,0(r3)
 40066c0:	80000415 	stw	zero,16(r16)
 40066c4:	80000315 	stw	zero,12(r16)
 40066c8:	8005883a 	mov	r2,r16
 40066cc:	dfc00417 	ldw	ra,16(sp)
 40066d0:	dcc00317 	ldw	r19,12(sp)
 40066d4:	dc800217 	ldw	r18,8(sp)
 40066d8:	dc400117 	ldw	r17,4(sp)
 40066dc:	dc000017 	ldw	r16,0(sp)
 40066e0:	dec00504 	addi	sp,sp,20
 40066e4:	f800283a 	ret
 40066e8:	4007d5c0 	call	4007d5c <_calloc_r>
 40066ec:	1007883a 	mov	r3,r2
 40066f0:	0021883a 	mov	r16,zero
 40066f4:	98801315 	stw	r2,76(r19)
 40066f8:	103fe41e 	bne	r2,zero,400668c <_Balloc+0x30>
 40066fc:	003ff206 	br	40066c8 <_Balloc+0x6c>
 4006700:	4007d5c0 	call	4007d5c <_calloc_r>
 4006704:	103ff026 	beq	r2,zero,40066c8 <_Balloc+0x6c>
 4006708:	1021883a 	mov	r16,r2
 400670c:	14800115 	stw	r18,4(r2)
 4006710:	14400215 	stw	r17,8(r2)
 4006714:	003fea06 	br	40066c0 <_Balloc+0x64>

04006718 <__d2b>:
 4006718:	defff504 	addi	sp,sp,-44
 400671c:	dcc00515 	stw	r19,20(sp)
 4006720:	04c00044 	movi	r19,1
 4006724:	dc000215 	stw	r16,8(sp)
 4006728:	2821883a 	mov	r16,r5
 400672c:	980b883a 	mov	r5,r19
 4006730:	ddc00915 	stw	r23,36(sp)
 4006734:	dd800815 	stw	r22,32(sp)
 4006738:	dd400715 	stw	r21,28(sp)
 400673c:	dd000615 	stw	r20,24(sp)
 4006740:	dc800415 	stw	r18,16(sp)
 4006744:	dc400315 	stw	r17,12(sp)
 4006748:	dfc00a15 	stw	ra,40(sp)
 400674c:	3023883a 	mov	r17,r6
 4006750:	382d883a 	mov	r22,r7
 4006754:	ddc00b17 	ldw	r23,44(sp)
 4006758:	400665c0 	call	400665c <_Balloc>
 400675c:	1025883a 	mov	r18,r2
 4006760:	00a00034 	movhi	r2,32768
 4006764:	10bfffc4 	addi	r2,r2,-1
 4006768:	8888703a 	and	r4,r17,r2
 400676c:	202ad53a 	srli	r21,r4,20
 4006770:	00800434 	movhi	r2,16
 4006774:	10bfffc4 	addi	r2,r2,-1
 4006778:	8886703a 	and	r3,r17,r2
 400677c:	a829003a 	cmpeq	r20,r21,zero
 4006780:	800b883a 	mov	r5,r16
 4006784:	d8c00115 	stw	r3,4(sp)
 4006788:	94000504 	addi	r16,r18,20
 400678c:	a000021e 	bne	r20,zero,4006798 <__d2b+0x80>
 4006790:	18c00434 	orhi	r3,r3,16
 4006794:	d8c00115 	stw	r3,4(sp)
 4006798:	28002726 	beq	r5,zero,4006838 <__d2b+0x120>
 400679c:	d809883a 	mov	r4,sp
 40067a0:	d9400015 	stw	r5,0(sp)
 40067a4:	40061740 	call	4006174 <__lo0bits>
 40067a8:	100d883a 	mov	r6,r2
 40067ac:	10003526 	beq	r2,zero,4006884 <__d2b+0x16c>
 40067b0:	d8c00117 	ldw	r3,4(sp)
 40067b4:	00800804 	movi	r2,32
 40067b8:	1185c83a 	sub	r2,r2,r6
 40067bc:	d9000017 	ldw	r4,0(sp)
 40067c0:	1886983a 	sll	r3,r3,r2
 40067c4:	1906b03a 	or	r3,r3,r4
 40067c8:	90c00515 	stw	r3,20(r18)
 40067cc:	d8c00117 	ldw	r3,4(sp)
 40067d0:	1986d83a 	srl	r3,r3,r6
 40067d4:	d8c00115 	stw	r3,4(sp)
 40067d8:	180b003a 	cmpeq	r5,r3,zero
 40067dc:	00800084 	movi	r2,2
 40067e0:	114bc83a 	sub	r5,r2,r5
 40067e4:	80c00115 	stw	r3,4(r16)
 40067e8:	91400415 	stw	r5,16(r18)
 40067ec:	a0001a1e 	bne	r20,zero,4006858 <__d2b+0x140>
 40067f0:	3545883a 	add	r2,r6,r21
 40067f4:	10bef344 	addi	r2,r2,-1075
 40067f8:	00c00d44 	movi	r3,53
 40067fc:	b0800015 	stw	r2,0(r22)
 4006800:	1987c83a 	sub	r3,r3,r6
 4006804:	b8c00015 	stw	r3,0(r23)
 4006808:	9005883a 	mov	r2,r18
 400680c:	dfc00a17 	ldw	ra,40(sp)
 4006810:	ddc00917 	ldw	r23,36(sp)
 4006814:	dd800817 	ldw	r22,32(sp)
 4006818:	dd400717 	ldw	r21,28(sp)
 400681c:	dd000617 	ldw	r20,24(sp)
 4006820:	dcc00517 	ldw	r19,20(sp)
 4006824:	dc800417 	ldw	r18,16(sp)
 4006828:	dc400317 	ldw	r17,12(sp)
 400682c:	dc000217 	ldw	r16,8(sp)
 4006830:	dec00b04 	addi	sp,sp,44
 4006834:	f800283a 	ret
 4006838:	d9000104 	addi	r4,sp,4
 400683c:	40061740 	call	4006174 <__lo0bits>
 4006840:	11800804 	addi	r6,r2,32
 4006844:	d8800117 	ldw	r2,4(sp)
 4006848:	94c00415 	stw	r19,16(r18)
 400684c:	980b883a 	mov	r5,r19
 4006850:	90800515 	stw	r2,20(r18)
 4006854:	a03fe626 	beq	r20,zero,40067f0 <__d2b+0xd8>
 4006858:	2945883a 	add	r2,r5,r5
 400685c:	1085883a 	add	r2,r2,r2
 4006860:	1405883a 	add	r2,r2,r16
 4006864:	113fff17 	ldw	r4,-4(r2)
 4006868:	30fef384 	addi	r3,r6,-1074
 400686c:	2820917a 	slli	r16,r5,5
 4006870:	b0c00015 	stw	r3,0(r22)
 4006874:	40061040 	call	4006104 <__hi0bits>
 4006878:	80a1c83a 	sub	r16,r16,r2
 400687c:	bc000015 	stw	r16,0(r23)
 4006880:	003fe106 	br	4006808 <__d2b+0xf0>
 4006884:	d8800017 	ldw	r2,0(sp)
 4006888:	90800515 	stw	r2,20(r18)
 400688c:	d8c00117 	ldw	r3,4(sp)
 4006890:	003fd106 	br	40067d8 <__d2b+0xc0>

04006894 <__mdiff>:
 4006894:	defffb04 	addi	sp,sp,-20
 4006898:	dc000015 	stw	r16,0(sp)
 400689c:	2821883a 	mov	r16,r5
 40068a0:	dc800215 	stw	r18,8(sp)
 40068a4:	300b883a 	mov	r5,r6
 40068a8:	2025883a 	mov	r18,r4
 40068ac:	8009883a 	mov	r4,r16
 40068b0:	dc400115 	stw	r17,4(sp)
 40068b4:	dfc00415 	stw	ra,16(sp)
 40068b8:	dcc00315 	stw	r19,12(sp)
 40068bc:	3023883a 	mov	r17,r6
 40068c0:	40062380 	call	4006238 <__mcmp>
 40068c4:	10004226 	beq	r2,zero,40069d0 <__mdiff+0x13c>
 40068c8:	10005016 	blt	r2,zero,4006a0c <__mdiff+0x178>
 40068cc:	0027883a 	mov	r19,zero
 40068d0:	81400117 	ldw	r5,4(r16)
 40068d4:	9009883a 	mov	r4,r18
 40068d8:	400665c0 	call	400665c <_Balloc>
 40068dc:	1019883a 	mov	r12,r2
 40068e0:	82800417 	ldw	r10,16(r16)
 40068e4:	88800417 	ldw	r2,16(r17)
 40068e8:	81800504 	addi	r6,r16,20
 40068ec:	5287883a 	add	r3,r10,r10
 40068f0:	1085883a 	add	r2,r2,r2
 40068f4:	18c7883a 	add	r3,r3,r3
 40068f8:	1085883a 	add	r2,r2,r2
 40068fc:	8a000504 	addi	r8,r17,20
 4006900:	64c00315 	stw	r19,12(r12)
 4006904:	30db883a 	add	r13,r6,r3
 4006908:	4097883a 	add	r11,r8,r2
 400690c:	61c00504 	addi	r7,r12,20
 4006910:	0013883a 	mov	r9,zero
 4006914:	31000017 	ldw	r4,0(r6)
 4006918:	41400017 	ldw	r5,0(r8)
 400691c:	42000104 	addi	r8,r8,4
 4006920:	20bfffcc 	andi	r2,r4,65535
 4006924:	28ffffcc 	andi	r3,r5,65535
 4006928:	10c5c83a 	sub	r2,r2,r3
 400692c:	1245883a 	add	r2,r2,r9
 4006930:	2008d43a 	srli	r4,r4,16
 4006934:	280ad43a 	srli	r5,r5,16
 4006938:	1007d43a 	srai	r3,r2,16
 400693c:	3880000d 	sth	r2,0(r7)
 4006940:	2149c83a 	sub	r4,r4,r5
 4006944:	20c9883a 	add	r4,r4,r3
 4006948:	3900008d 	sth	r4,2(r7)
 400694c:	31800104 	addi	r6,r6,4
 4006950:	39c00104 	addi	r7,r7,4
 4006954:	2013d43a 	srai	r9,r4,16
 4006958:	42ffee36 	bltu	r8,r11,4006914 <__mdiff+0x80>
 400695c:	33400c2e 	bgeu	r6,r13,4006990 <__mdiff+0xfc>
 4006960:	30800017 	ldw	r2,0(r6)
 4006964:	31800104 	addi	r6,r6,4
 4006968:	10ffffcc 	andi	r3,r2,65535
 400696c:	1a47883a 	add	r3,r3,r9
 4006970:	1004d43a 	srli	r2,r2,16
 4006974:	1809d43a 	srai	r4,r3,16
 4006978:	38c0000d 	sth	r3,0(r7)
 400697c:	1105883a 	add	r2,r2,r4
 4006980:	3880008d 	sth	r2,2(r7)
 4006984:	1013d43a 	srai	r9,r2,16
 4006988:	39c00104 	addi	r7,r7,4
 400698c:	337ff436 	bltu	r6,r13,4006960 <__mdiff+0xcc>
 4006990:	38bfff17 	ldw	r2,-4(r7)
 4006994:	38ffff04 	addi	r3,r7,-4
 4006998:	1000041e 	bne	r2,zero,40069ac <__mdiff+0x118>
 400699c:	18ffff04 	addi	r3,r3,-4
 40069a0:	18800017 	ldw	r2,0(r3)
 40069a4:	52bfffc4 	addi	r10,r10,-1
 40069a8:	103ffc26 	beq	r2,zero,400699c <__mdiff+0x108>
 40069ac:	6005883a 	mov	r2,r12
 40069b0:	62800415 	stw	r10,16(r12)
 40069b4:	dfc00417 	ldw	ra,16(sp)
 40069b8:	dcc00317 	ldw	r19,12(sp)
 40069bc:	dc800217 	ldw	r18,8(sp)
 40069c0:	dc400117 	ldw	r17,4(sp)
 40069c4:	dc000017 	ldw	r16,0(sp)
 40069c8:	dec00504 	addi	sp,sp,20
 40069cc:	f800283a 	ret
 40069d0:	9009883a 	mov	r4,r18
 40069d4:	000b883a 	mov	r5,zero
 40069d8:	400665c0 	call	400665c <_Balloc>
 40069dc:	1019883a 	mov	r12,r2
 40069e0:	00800044 	movi	r2,1
 40069e4:	60800415 	stw	r2,16(r12)
 40069e8:	6005883a 	mov	r2,r12
 40069ec:	60000515 	stw	zero,20(r12)
 40069f0:	dfc00417 	ldw	ra,16(sp)
 40069f4:	dcc00317 	ldw	r19,12(sp)
 40069f8:	dc800217 	ldw	r18,8(sp)
 40069fc:	dc400117 	ldw	r17,4(sp)
 4006a00:	dc000017 	ldw	r16,0(sp)
 4006a04:	dec00504 	addi	sp,sp,20
 4006a08:	f800283a 	ret
 4006a0c:	880d883a 	mov	r6,r17
 4006a10:	04c00044 	movi	r19,1
 4006a14:	8023883a 	mov	r17,r16
 4006a18:	3021883a 	mov	r16,r6
 4006a1c:	003fac06 	br	40068d0 <__mdiff+0x3c>

04006a20 <__lshift>:
 4006a20:	defff904 	addi	sp,sp,-28
 4006a24:	28800417 	ldw	r2,16(r5)
 4006a28:	dc000015 	stw	r16,0(sp)
 4006a2c:	3021d17a 	srai	r16,r6,5
 4006a30:	28c00217 	ldw	r3,8(r5)
 4006a34:	10800044 	addi	r2,r2,1
 4006a38:	dc400115 	stw	r17,4(sp)
 4006a3c:	80a3883a 	add	r17,r16,r2
 4006a40:	dd400515 	stw	r21,20(sp)
 4006a44:	dd000415 	stw	r20,16(sp)
 4006a48:	dc800215 	stw	r18,8(sp)
 4006a4c:	dfc00615 	stw	ra,24(sp)
 4006a50:	2825883a 	mov	r18,r5
 4006a54:	dcc00315 	stw	r19,12(sp)
 4006a58:	3029883a 	mov	r20,r6
 4006a5c:	202b883a 	mov	r21,r4
 4006a60:	29400117 	ldw	r5,4(r5)
 4006a64:	1c40030e 	bge	r3,r17,4006a74 <__lshift+0x54>
 4006a68:	18c7883a 	add	r3,r3,r3
 4006a6c:	29400044 	addi	r5,r5,1
 4006a70:	1c7ffd16 	blt	r3,r17,4006a68 <__lshift+0x48>
 4006a74:	a809883a 	mov	r4,r21
 4006a78:	400665c0 	call	400665c <_Balloc>
 4006a7c:	1027883a 	mov	r19,r2
 4006a80:	11400504 	addi	r5,r2,20
 4006a84:	0400090e 	bge	zero,r16,4006aac <__lshift+0x8c>
 4006a88:	2805883a 	mov	r2,r5
 4006a8c:	0007883a 	mov	r3,zero
 4006a90:	18c00044 	addi	r3,r3,1
 4006a94:	10000015 	stw	zero,0(r2)
 4006a98:	10800104 	addi	r2,r2,4
 4006a9c:	80fffc1e 	bne	r16,r3,4006a90 <__lshift+0x70>
 4006aa0:	8405883a 	add	r2,r16,r16
 4006aa4:	1085883a 	add	r2,r2,r2
 4006aa8:	288b883a 	add	r5,r5,r2
 4006aac:	90800417 	ldw	r2,16(r18)
 4006ab0:	91000504 	addi	r4,r18,20
 4006ab4:	a18007cc 	andi	r6,r20,31
 4006ab8:	1085883a 	add	r2,r2,r2
 4006abc:	1085883a 	add	r2,r2,r2
 4006ac0:	208f883a 	add	r7,r4,r2
 4006ac4:	30001e26 	beq	r6,zero,4006b40 <__lshift+0x120>
 4006ac8:	00800804 	movi	r2,32
 4006acc:	1191c83a 	sub	r8,r2,r6
 4006ad0:	0007883a 	mov	r3,zero
 4006ad4:	20800017 	ldw	r2,0(r4)
 4006ad8:	1184983a 	sll	r2,r2,r6
 4006adc:	1884b03a 	or	r2,r3,r2
 4006ae0:	28800015 	stw	r2,0(r5)
 4006ae4:	20c00017 	ldw	r3,0(r4)
 4006ae8:	21000104 	addi	r4,r4,4
 4006aec:	29400104 	addi	r5,r5,4
 4006af0:	1a06d83a 	srl	r3,r3,r8
 4006af4:	21fff736 	bltu	r4,r7,4006ad4 <__lshift+0xb4>
 4006af8:	28c00015 	stw	r3,0(r5)
 4006afc:	18000126 	beq	r3,zero,4006b04 <__lshift+0xe4>
 4006b00:	8c400044 	addi	r17,r17,1
 4006b04:	88bfffc4 	addi	r2,r17,-1
 4006b08:	98800415 	stw	r2,16(r19)
 4006b0c:	a809883a 	mov	r4,r21
 4006b10:	900b883a 	mov	r5,r18
 4006b14:	40060dc0 	call	40060dc <_Bfree>
 4006b18:	9805883a 	mov	r2,r19
 4006b1c:	dfc00617 	ldw	ra,24(sp)
 4006b20:	dd400517 	ldw	r21,20(sp)
 4006b24:	dd000417 	ldw	r20,16(sp)
 4006b28:	dcc00317 	ldw	r19,12(sp)
 4006b2c:	dc800217 	ldw	r18,8(sp)
 4006b30:	dc400117 	ldw	r17,4(sp)
 4006b34:	dc000017 	ldw	r16,0(sp)
 4006b38:	dec00704 	addi	sp,sp,28
 4006b3c:	f800283a 	ret
 4006b40:	20800017 	ldw	r2,0(r4)
 4006b44:	21000104 	addi	r4,r4,4
 4006b48:	28800015 	stw	r2,0(r5)
 4006b4c:	29400104 	addi	r5,r5,4
 4006b50:	21ffec2e 	bgeu	r4,r7,4006b04 <__lshift+0xe4>
 4006b54:	20800017 	ldw	r2,0(r4)
 4006b58:	21000104 	addi	r4,r4,4
 4006b5c:	28800015 	stw	r2,0(r5)
 4006b60:	29400104 	addi	r5,r5,4
 4006b64:	21fff636 	bltu	r4,r7,4006b40 <__lshift+0x120>
 4006b68:	003fe606 	br	4006b04 <__lshift+0xe4>

04006b6c <__multiply>:
 4006b6c:	defff904 	addi	sp,sp,-28
 4006b70:	dcc00315 	stw	r19,12(sp)
 4006b74:	dc800215 	stw	r18,8(sp)
 4006b78:	2cc00417 	ldw	r19,16(r5)
 4006b7c:	34800417 	ldw	r18,16(r6)
 4006b80:	dd000415 	stw	r20,16(sp)
 4006b84:	dc400115 	stw	r17,4(sp)
 4006b88:	dfc00615 	stw	ra,24(sp)
 4006b8c:	dd400515 	stw	r21,20(sp)
 4006b90:	dc000015 	stw	r16,0(sp)
 4006b94:	2823883a 	mov	r17,r5
 4006b98:	3029883a 	mov	r20,r6
 4006b9c:	9c80040e 	bge	r19,r18,4006bb0 <__multiply+0x44>
 4006ba0:	9027883a 	mov	r19,r18
 4006ba4:	2c800417 	ldw	r18,16(r5)
 4006ba8:	2829883a 	mov	r20,r5
 4006bac:	3023883a 	mov	r17,r6
 4006bb0:	88800217 	ldw	r2,8(r17)
 4006bb4:	9ca1883a 	add	r16,r19,r18
 4006bb8:	89400117 	ldw	r5,4(r17)
 4006bbc:	1400010e 	bge	r2,r16,4006bc4 <__multiply+0x58>
 4006bc0:	29400044 	addi	r5,r5,1
 4006bc4:	400665c0 	call	400665c <_Balloc>
 4006bc8:	102b883a 	mov	r21,r2
 4006bcc:	8405883a 	add	r2,r16,r16
 4006bd0:	1085883a 	add	r2,r2,r2
 4006bd4:	a9000504 	addi	r4,r21,20
 4006bd8:	209d883a 	add	r14,r4,r2
 4006bdc:	2380042e 	bgeu	r4,r14,4006bf0 <__multiply+0x84>
 4006be0:	2005883a 	mov	r2,r4
 4006be4:	10000015 	stw	zero,0(r2)
 4006be8:	10800104 	addi	r2,r2,4
 4006bec:	13bffd36 	bltu	r2,r14,4006be4 <__multiply+0x78>
 4006bf0:	9485883a 	add	r2,r18,r18
 4006bf4:	9cc7883a 	add	r3,r19,r19
 4006bf8:	a1800504 	addi	r6,r20,20
 4006bfc:	1085883a 	add	r2,r2,r2
 4006c00:	8b400504 	addi	r13,r17,20
 4006c04:	18c7883a 	add	r3,r3,r3
 4006c08:	309f883a 	add	r15,r6,r2
 4006c0c:	68d7883a 	add	r11,r13,r3
 4006c10:	33c03b2e 	bgeu	r6,r15,4006d00 <__multiply+0x194>
 4006c14:	2019883a 	mov	r12,r4
 4006c18:	30800017 	ldw	r2,0(r6)
 4006c1c:	127fffcc 	andi	r9,r2,65535
 4006c20:	48001826 	beq	r9,zero,4006c84 <__multiply+0x118>
 4006c24:	6811883a 	mov	r8,r13
 4006c28:	600f883a 	mov	r7,r12
 4006c2c:	0015883a 	mov	r10,zero
 4006c30:	40c00017 	ldw	r3,0(r8)
 4006c34:	39400017 	ldw	r5,0(r7)
 4006c38:	42000104 	addi	r8,r8,4
 4006c3c:	193fffcc 	andi	r4,r3,65535
 4006c40:	4909383a 	mul	r4,r9,r4
 4006c44:	1806d43a 	srli	r3,r3,16
 4006c48:	28bfffcc 	andi	r2,r5,65535
 4006c4c:	5085883a 	add	r2,r10,r2
 4006c50:	2089883a 	add	r4,r4,r2
 4006c54:	48c7383a 	mul	r3,r9,r3
 4006c58:	280ad43a 	srli	r5,r5,16
 4006c5c:	2004d43a 	srli	r2,r4,16
 4006c60:	3900000d 	sth	r4,0(r7)
 4006c64:	1947883a 	add	r3,r3,r5
 4006c68:	10c5883a 	add	r2,r2,r3
 4006c6c:	3880008d 	sth	r2,2(r7)
 4006c70:	1014d43a 	srli	r10,r2,16
 4006c74:	39c00104 	addi	r7,r7,4
 4006c78:	42ffed36 	bltu	r8,r11,4006c30 <__multiply+0xc4>
 4006c7c:	3a800015 	stw	r10,0(r7)
 4006c80:	30800017 	ldw	r2,0(r6)
 4006c84:	1012d43a 	srli	r9,r2,16
 4006c88:	48001926 	beq	r9,zero,4006cf0 <__multiply+0x184>
 4006c8c:	60800017 	ldw	r2,0(r12)
 4006c90:	6811883a 	mov	r8,r13
 4006c94:	600f883a 	mov	r7,r12
 4006c98:	0015883a 	mov	r10,zero
 4006c9c:	100b883a 	mov	r5,r2
 4006ca0:	41000017 	ldw	r4,0(r8)
 4006ca4:	2806d43a 	srli	r3,r5,16
 4006ca8:	3880000d 	sth	r2,0(r7)
 4006cac:	20bfffcc 	andi	r2,r4,65535
 4006cb0:	4885383a 	mul	r2,r9,r2
 4006cb4:	50c7883a 	add	r3,r10,r3
 4006cb8:	2008d43a 	srli	r4,r4,16
 4006cbc:	10c5883a 	add	r2,r2,r3
 4006cc0:	3880008d 	sth	r2,2(r7)
 4006cc4:	39c00104 	addi	r7,r7,4
 4006cc8:	39400017 	ldw	r5,0(r7)
 4006ccc:	4909383a 	mul	r4,r9,r4
 4006cd0:	1004d43a 	srli	r2,r2,16
 4006cd4:	28ffffcc 	andi	r3,r5,65535
 4006cd8:	20c9883a 	add	r4,r4,r3
 4006cdc:	1105883a 	add	r2,r2,r4
 4006ce0:	42000104 	addi	r8,r8,4
 4006ce4:	1014d43a 	srli	r10,r2,16
 4006ce8:	42ffed36 	bltu	r8,r11,4006ca0 <__multiply+0x134>
 4006cec:	38800015 	stw	r2,0(r7)
 4006cf0:	31800104 	addi	r6,r6,4
 4006cf4:	33c0022e 	bgeu	r6,r15,4006d00 <__multiply+0x194>
 4006cf8:	63000104 	addi	r12,r12,4
 4006cfc:	003fc606 	br	4006c18 <__multiply+0xac>
 4006d00:	0400090e 	bge	zero,r16,4006d28 <__multiply+0x1bc>
 4006d04:	70bfff17 	ldw	r2,-4(r14)
 4006d08:	70ffff04 	addi	r3,r14,-4
 4006d0c:	10000326 	beq	r2,zero,4006d1c <__multiply+0x1b0>
 4006d10:	00000506 	br	4006d28 <__multiply+0x1bc>
 4006d14:	18800017 	ldw	r2,0(r3)
 4006d18:	1000031e 	bne	r2,zero,4006d28 <__multiply+0x1bc>
 4006d1c:	843fffc4 	addi	r16,r16,-1
 4006d20:	18ffff04 	addi	r3,r3,-4
 4006d24:	803ffb1e 	bne	r16,zero,4006d14 <__multiply+0x1a8>
 4006d28:	a805883a 	mov	r2,r21
 4006d2c:	ac000415 	stw	r16,16(r21)
 4006d30:	dfc00617 	ldw	ra,24(sp)
 4006d34:	dd400517 	ldw	r21,20(sp)
 4006d38:	dd000417 	ldw	r20,16(sp)
 4006d3c:	dcc00317 	ldw	r19,12(sp)
 4006d40:	dc800217 	ldw	r18,8(sp)
 4006d44:	dc400117 	ldw	r17,4(sp)
 4006d48:	dc000017 	ldw	r16,0(sp)
 4006d4c:	dec00704 	addi	sp,sp,28
 4006d50:	f800283a 	ret

04006d54 <__i2b>:
 4006d54:	defffd04 	addi	sp,sp,-12
 4006d58:	dc000015 	stw	r16,0(sp)
 4006d5c:	04000044 	movi	r16,1
 4006d60:	dc800115 	stw	r18,4(sp)
 4006d64:	2825883a 	mov	r18,r5
 4006d68:	800b883a 	mov	r5,r16
 4006d6c:	dfc00215 	stw	ra,8(sp)
 4006d70:	400665c0 	call	400665c <_Balloc>
 4006d74:	14000415 	stw	r16,16(r2)
 4006d78:	14800515 	stw	r18,20(r2)
 4006d7c:	dfc00217 	ldw	ra,8(sp)
 4006d80:	dc800117 	ldw	r18,4(sp)
 4006d84:	dc000017 	ldw	r16,0(sp)
 4006d88:	dec00304 	addi	sp,sp,12
 4006d8c:	f800283a 	ret

04006d90 <__multadd>:
 4006d90:	defffa04 	addi	sp,sp,-24
 4006d94:	dc800215 	stw	r18,8(sp)
 4006d98:	2c800417 	ldw	r18,16(r5)
 4006d9c:	dd000415 	stw	r20,16(sp)
 4006da0:	dcc00315 	stw	r19,12(sp)
 4006da4:	dc000015 	stw	r16,0(sp)
 4006da8:	dfc00515 	stw	ra,20(sp)
 4006dac:	3821883a 	mov	r16,r7
 4006db0:	dc400115 	stw	r17,4(sp)
 4006db4:	2827883a 	mov	r19,r5
 4006db8:	2029883a 	mov	r20,r4
 4006dbc:	2a000504 	addi	r8,r5,20
 4006dc0:	000f883a 	mov	r7,zero
 4006dc4:	40800017 	ldw	r2,0(r8)
 4006dc8:	39c00044 	addi	r7,r7,1
 4006dcc:	10ffffcc 	andi	r3,r2,65535
 4006dd0:	1987383a 	mul	r3,r3,r6
 4006dd4:	1004d43a 	srli	r2,r2,16
 4006dd8:	1c07883a 	add	r3,r3,r16
 4006ddc:	180ad43a 	srli	r5,r3,16
 4006de0:	1185383a 	mul	r2,r2,r6
 4006de4:	18ffffcc 	andi	r3,r3,65535
 4006de8:	1145883a 	add	r2,r2,r5
 4006dec:	1008943a 	slli	r4,r2,16
 4006df0:	1020d43a 	srli	r16,r2,16
 4006df4:	20c9883a 	add	r4,r4,r3
 4006df8:	41000015 	stw	r4,0(r8)
 4006dfc:	42000104 	addi	r8,r8,4
 4006e00:	3cbff016 	blt	r7,r18,4006dc4 <__multadd+0x34>
 4006e04:	80000826 	beq	r16,zero,4006e28 <__multadd+0x98>
 4006e08:	98800217 	ldw	r2,8(r19)
 4006e0c:	90800f0e 	bge	r18,r2,4006e4c <__multadd+0xbc>
 4006e10:	9485883a 	add	r2,r18,r18
 4006e14:	1085883a 	add	r2,r2,r2
 4006e18:	14c5883a 	add	r2,r2,r19
 4006e1c:	90c00044 	addi	r3,r18,1
 4006e20:	14000515 	stw	r16,20(r2)
 4006e24:	98c00415 	stw	r3,16(r19)
 4006e28:	9805883a 	mov	r2,r19
 4006e2c:	dfc00517 	ldw	ra,20(sp)
 4006e30:	dd000417 	ldw	r20,16(sp)
 4006e34:	dcc00317 	ldw	r19,12(sp)
 4006e38:	dc800217 	ldw	r18,8(sp)
 4006e3c:	dc400117 	ldw	r17,4(sp)
 4006e40:	dc000017 	ldw	r16,0(sp)
 4006e44:	dec00604 	addi	sp,sp,24
 4006e48:	f800283a 	ret
 4006e4c:	99400117 	ldw	r5,4(r19)
 4006e50:	a009883a 	mov	r4,r20
 4006e54:	29400044 	addi	r5,r5,1
 4006e58:	400665c0 	call	400665c <_Balloc>
 4006e5c:	99800417 	ldw	r6,16(r19)
 4006e60:	99400304 	addi	r5,r19,12
 4006e64:	11000304 	addi	r4,r2,12
 4006e68:	318d883a 	add	r6,r6,r6
 4006e6c:	318d883a 	add	r6,r6,r6
 4006e70:	31800204 	addi	r6,r6,8
 4006e74:	1023883a 	mov	r17,r2
 4006e78:	4005ec40 	call	4005ec4 <memcpy>
 4006e7c:	980b883a 	mov	r5,r19
 4006e80:	a009883a 	mov	r4,r20
 4006e84:	40060dc0 	call	40060dc <_Bfree>
 4006e88:	8827883a 	mov	r19,r17
 4006e8c:	003fe006 	br	4006e10 <__multadd+0x80>

04006e90 <__pow5mult>:
 4006e90:	defffa04 	addi	sp,sp,-24
 4006e94:	308000cc 	andi	r2,r6,3
 4006e98:	dd000415 	stw	r20,16(sp)
 4006e9c:	dcc00315 	stw	r19,12(sp)
 4006ea0:	dc000015 	stw	r16,0(sp)
 4006ea4:	dfc00515 	stw	ra,20(sp)
 4006ea8:	dc800215 	stw	r18,8(sp)
 4006eac:	dc400115 	stw	r17,4(sp)
 4006eb0:	3021883a 	mov	r16,r6
 4006eb4:	2027883a 	mov	r19,r4
 4006eb8:	2829883a 	mov	r20,r5
 4006ebc:	10002b1e 	bne	r2,zero,4006f6c <__pow5mult+0xdc>
 4006ec0:	8025d0ba 	srai	r18,r16,2
 4006ec4:	90001b26 	beq	r18,zero,4006f34 <__pow5mult+0xa4>
 4006ec8:	9c001217 	ldw	r16,72(r19)
 4006ecc:	8000081e 	bne	r16,zero,4006ef0 <__pow5mult+0x60>
 4006ed0:	00003006 	br	4006f94 <__pow5mult+0x104>
 4006ed4:	800b883a 	mov	r5,r16
 4006ed8:	800d883a 	mov	r6,r16
 4006edc:	9809883a 	mov	r4,r19
 4006ee0:	90001426 	beq	r18,zero,4006f34 <__pow5mult+0xa4>
 4006ee4:	80800017 	ldw	r2,0(r16)
 4006ee8:	10001b26 	beq	r2,zero,4006f58 <__pow5mult+0xc8>
 4006eec:	1021883a 	mov	r16,r2
 4006ef0:	9080004c 	andi	r2,r18,1
 4006ef4:	1005003a 	cmpeq	r2,r2,zero
 4006ef8:	9025d07a 	srai	r18,r18,1
 4006efc:	800d883a 	mov	r6,r16
 4006f00:	9809883a 	mov	r4,r19
 4006f04:	a00b883a 	mov	r5,r20
 4006f08:	103ff21e 	bne	r2,zero,4006ed4 <__pow5mult+0x44>
 4006f0c:	4006b6c0 	call	4006b6c <__multiply>
 4006f10:	a00b883a 	mov	r5,r20
 4006f14:	9809883a 	mov	r4,r19
 4006f18:	1023883a 	mov	r17,r2
 4006f1c:	40060dc0 	call	40060dc <_Bfree>
 4006f20:	8829883a 	mov	r20,r17
 4006f24:	800b883a 	mov	r5,r16
 4006f28:	800d883a 	mov	r6,r16
 4006f2c:	9809883a 	mov	r4,r19
 4006f30:	903fec1e 	bne	r18,zero,4006ee4 <__pow5mult+0x54>
 4006f34:	a005883a 	mov	r2,r20
 4006f38:	dfc00517 	ldw	ra,20(sp)
 4006f3c:	dd000417 	ldw	r20,16(sp)
 4006f40:	dcc00317 	ldw	r19,12(sp)
 4006f44:	dc800217 	ldw	r18,8(sp)
 4006f48:	dc400117 	ldw	r17,4(sp)
 4006f4c:	dc000017 	ldw	r16,0(sp)
 4006f50:	dec00604 	addi	sp,sp,24
 4006f54:	f800283a 	ret
 4006f58:	4006b6c0 	call	4006b6c <__multiply>
 4006f5c:	80800015 	stw	r2,0(r16)
 4006f60:	1021883a 	mov	r16,r2
 4006f64:	10000015 	stw	zero,0(r2)
 4006f68:	003fe106 	br	4006ef0 <__pow5mult+0x60>
 4006f6c:	1085883a 	add	r2,r2,r2
 4006f70:	00c10074 	movhi	r3,1025
 4006f74:	18fc3d04 	addi	r3,r3,-3852
 4006f78:	1085883a 	add	r2,r2,r2
 4006f7c:	10c5883a 	add	r2,r2,r3
 4006f80:	11bfff17 	ldw	r6,-4(r2)
 4006f84:	000f883a 	mov	r7,zero
 4006f88:	4006d900 	call	4006d90 <__multadd>
 4006f8c:	1029883a 	mov	r20,r2
 4006f90:	003fcb06 	br	4006ec0 <__pow5mult+0x30>
 4006f94:	9809883a 	mov	r4,r19
 4006f98:	01409c44 	movi	r5,625
 4006f9c:	4006d540 	call	4006d54 <__i2b>
 4006fa0:	98801215 	stw	r2,72(r19)
 4006fa4:	1021883a 	mov	r16,r2
 4006fa8:	10000015 	stw	zero,0(r2)
 4006fac:	003fd006 	br	4006ef0 <__pow5mult+0x60>

04006fb0 <__s2b>:
 4006fb0:	defff904 	addi	sp,sp,-28
 4006fb4:	dcc00315 	stw	r19,12(sp)
 4006fb8:	dc800215 	stw	r18,8(sp)
 4006fbc:	2827883a 	mov	r19,r5
 4006fc0:	2025883a 	mov	r18,r4
 4006fc4:	01400244 	movi	r5,9
 4006fc8:	39000204 	addi	r4,r7,8
 4006fcc:	dd000415 	stw	r20,16(sp)
 4006fd0:	dc400115 	stw	r17,4(sp)
 4006fd4:	dfc00615 	stw	ra,24(sp)
 4006fd8:	dd400515 	stw	r21,20(sp)
 4006fdc:	dc000015 	stw	r16,0(sp)
 4006fe0:	3829883a 	mov	r20,r7
 4006fe4:	3023883a 	mov	r17,r6
 4006fe8:	4009eac0 	call	4009eac <__divsi3>
 4006fec:	00c00044 	movi	r3,1
 4006ff0:	1880350e 	bge	r3,r2,40070c8 <__s2b+0x118>
 4006ff4:	000b883a 	mov	r5,zero
 4006ff8:	18c7883a 	add	r3,r3,r3
 4006ffc:	29400044 	addi	r5,r5,1
 4007000:	18bffd16 	blt	r3,r2,4006ff8 <__s2b+0x48>
 4007004:	9009883a 	mov	r4,r18
 4007008:	400665c0 	call	400665c <_Balloc>
 400700c:	1011883a 	mov	r8,r2
 4007010:	d8800717 	ldw	r2,28(sp)
 4007014:	00c00044 	movi	r3,1
 4007018:	01800244 	movi	r6,9
 400701c:	40800515 	stw	r2,20(r8)
 4007020:	40c00415 	stw	r3,16(r8)
 4007024:	3440260e 	bge	r6,r17,40070c0 <__s2b+0x110>
 4007028:	3021883a 	mov	r16,r6
 400702c:	99ab883a 	add	r21,r19,r6
 4007030:	9c05883a 	add	r2,r19,r16
 4007034:	11c00007 	ldb	r7,0(r2)
 4007038:	400b883a 	mov	r5,r8
 400703c:	9009883a 	mov	r4,r18
 4007040:	39fff404 	addi	r7,r7,-48
 4007044:	01800284 	movi	r6,10
 4007048:	4006d900 	call	4006d90 <__multadd>
 400704c:	84000044 	addi	r16,r16,1
 4007050:	1011883a 	mov	r8,r2
 4007054:	8c3ff61e 	bne	r17,r16,4007030 <__s2b+0x80>
 4007058:	ac45883a 	add	r2,r21,r17
 400705c:	117ffe04 	addi	r5,r2,-8
 4007060:	880d883a 	mov	r6,r17
 4007064:	35000c0e 	bge	r6,r20,4007098 <__s2b+0xe8>
 4007068:	a185c83a 	sub	r2,r20,r6
 400706c:	2821883a 	mov	r16,r5
 4007070:	28a3883a 	add	r17,r5,r2
 4007074:	81c00007 	ldb	r7,0(r16)
 4007078:	400b883a 	mov	r5,r8
 400707c:	9009883a 	mov	r4,r18
 4007080:	39fff404 	addi	r7,r7,-48
 4007084:	01800284 	movi	r6,10
 4007088:	4006d900 	call	4006d90 <__multadd>
 400708c:	84000044 	addi	r16,r16,1
 4007090:	1011883a 	mov	r8,r2
 4007094:	847ff71e 	bne	r16,r17,4007074 <__s2b+0xc4>
 4007098:	4005883a 	mov	r2,r8
 400709c:	dfc00617 	ldw	ra,24(sp)
 40070a0:	dd400517 	ldw	r21,20(sp)
 40070a4:	dd000417 	ldw	r20,16(sp)
 40070a8:	dcc00317 	ldw	r19,12(sp)
 40070ac:	dc800217 	ldw	r18,8(sp)
 40070b0:	dc400117 	ldw	r17,4(sp)
 40070b4:	dc000017 	ldw	r16,0(sp)
 40070b8:	dec00704 	addi	sp,sp,28
 40070bc:	f800283a 	ret
 40070c0:	99400284 	addi	r5,r19,10
 40070c4:	003fe706 	br	4007064 <__s2b+0xb4>
 40070c8:	000b883a 	mov	r5,zero
 40070cc:	003fcd06 	br	4007004 <__s2b+0x54>

040070d0 <putc>:
 40070d0:	defffc04 	addi	sp,sp,-16
 40070d4:	dc800215 	stw	r18,8(sp)
 40070d8:	04810074 	movhi	r18,1025
 40070dc:	94838704 	addi	r18,r18,3612
 40070e0:	90c00017 	ldw	r3,0(r18)
 40070e4:	dc400115 	stw	r17,4(sp)
 40070e8:	dc000015 	stw	r16,0(sp)
 40070ec:	dfc00315 	stw	ra,12(sp)
 40070f0:	2023883a 	mov	r17,r4
 40070f4:	2821883a 	mov	r16,r5
 40070f8:	18000226 	beq	r3,zero,4007104 <putc+0x34>
 40070fc:	18800e17 	ldw	r2,56(r3)
 4007100:	10001126 	beq	r2,zero,4007148 <putc+0x78>
 4007104:	80800217 	ldw	r2,8(r16)
 4007108:	10ffffc4 	addi	r3,r2,-1
 400710c:	80c00215 	stw	r3,8(r16)
 4007110:	18001316 	blt	r3,zero,4007160 <putc+0x90>
 4007114:	80800017 	ldw	r2,0(r16)
 4007118:	14400005 	stb	r17,0(r2)
 400711c:	80c00017 	ldw	r3,0(r16)
 4007120:	18800044 	addi	r2,r3,1
 4007124:	18c00003 	ldbu	r3,0(r3)
 4007128:	80800015 	stw	r2,0(r16)
 400712c:	1805883a 	mov	r2,r3
 4007130:	dfc00317 	ldw	ra,12(sp)
 4007134:	dc800217 	ldw	r18,8(sp)
 4007138:	dc400117 	ldw	r17,4(sp)
 400713c:	dc000017 	ldw	r16,0(sp)
 4007140:	dec00404 	addi	sp,sp,16
 4007144:	f800283a 	ret
 4007148:	1809883a 	mov	r4,r3
 400714c:	40047940 	call	4004794 <__sinit>
 4007150:	80800217 	ldw	r2,8(r16)
 4007154:	10ffffc4 	addi	r3,r2,-1
 4007158:	80c00215 	stw	r3,8(r16)
 400715c:	183fed0e 	bge	r3,zero,4007114 <putc+0x44>
 4007160:	80800617 	ldw	r2,24(r16)
 4007164:	18800f16 	blt	r3,r2,40071a4 <putc+0xd4>
 4007168:	80800017 	ldw	r2,0(r16)
 400716c:	14400005 	stb	r17,0(r2)
 4007170:	81000017 	ldw	r4,0(r16)
 4007174:	00800284 	movi	r2,10
 4007178:	20c00003 	ldbu	r3,0(r4)
 400717c:	18801226 	beq	r3,r2,40071c8 <putc+0xf8>
 4007180:	20800044 	addi	r2,r4,1
 4007184:	80800015 	stw	r2,0(r16)
 4007188:	1805883a 	mov	r2,r3
 400718c:	dfc00317 	ldw	ra,12(sp)
 4007190:	dc800217 	ldw	r18,8(sp)
 4007194:	dc400117 	ldw	r17,4(sp)
 4007198:	dc000017 	ldw	r16,0(sp)
 400719c:	dec00404 	addi	sp,sp,16
 40071a0:	f800283a 	ret
 40071a4:	91000017 	ldw	r4,0(r18)
 40071a8:	880b883a 	mov	r5,r17
 40071ac:	800d883a 	mov	r6,r16
 40071b0:	dfc00317 	ldw	ra,12(sp)
 40071b4:	dc800217 	ldw	r18,8(sp)
 40071b8:	dc400117 	ldw	r17,4(sp)
 40071bc:	dc000017 	ldw	r16,0(sp)
 40071c0:	dec00404 	addi	sp,sp,16
 40071c4:	4007b981 	jmpi	4007b98 <__swbuf_r>
 40071c8:	91000017 	ldw	r4,0(r18)
 40071cc:	180b883a 	mov	r5,r3
 40071d0:	003ff606 	br	40071ac <putc+0xdc>

040071d4 <_putc_r>:
 40071d4:	defffc04 	addi	sp,sp,-16
 40071d8:	dc400215 	stw	r17,8(sp)
 40071dc:	dc000115 	stw	r16,4(sp)
 40071e0:	dfc00315 	stw	ra,12(sp)
 40071e4:	2021883a 	mov	r16,r4
 40071e8:	2823883a 	mov	r17,r5
 40071ec:	20000226 	beq	r4,zero,40071f8 <_putc_r+0x24>
 40071f0:	20800e17 	ldw	r2,56(r4)
 40071f4:	10001026 	beq	r2,zero,4007238 <_putc_r+0x64>
 40071f8:	30800217 	ldw	r2,8(r6)
 40071fc:	10ffffc4 	addi	r3,r2,-1
 4007200:	30c00215 	stw	r3,8(r6)
 4007204:	18001316 	blt	r3,zero,4007254 <_putc_r+0x80>
 4007208:	30800017 	ldw	r2,0(r6)
 400720c:	14400005 	stb	r17,0(r2)
 4007210:	30c00017 	ldw	r3,0(r6)
 4007214:	18800044 	addi	r2,r3,1
 4007218:	18c00003 	ldbu	r3,0(r3)
 400721c:	30800015 	stw	r2,0(r6)
 4007220:	1805883a 	mov	r2,r3
 4007224:	dfc00317 	ldw	ra,12(sp)
 4007228:	dc400217 	ldw	r17,8(sp)
 400722c:	dc000117 	ldw	r16,4(sp)
 4007230:	dec00404 	addi	sp,sp,16
 4007234:	f800283a 	ret
 4007238:	d9800015 	stw	r6,0(sp)
 400723c:	40047940 	call	4004794 <__sinit>
 4007240:	d9800017 	ldw	r6,0(sp)
 4007244:	30800217 	ldw	r2,8(r6)
 4007248:	10ffffc4 	addi	r3,r2,-1
 400724c:	30c00215 	stw	r3,8(r6)
 4007250:	183fed0e 	bge	r3,zero,4007208 <_putc_r+0x34>
 4007254:	30800617 	ldw	r2,24(r6)
 4007258:	18800e16 	blt	r3,r2,4007294 <_putc_r+0xc0>
 400725c:	30800017 	ldw	r2,0(r6)
 4007260:	14400005 	stb	r17,0(r2)
 4007264:	31000017 	ldw	r4,0(r6)
 4007268:	00800284 	movi	r2,10
 400726c:	20c00003 	ldbu	r3,0(r4)
 4007270:	18800f26 	beq	r3,r2,40072b0 <_putc_r+0xdc>
 4007274:	20800044 	addi	r2,r4,1
 4007278:	30800015 	stw	r2,0(r6)
 400727c:	1805883a 	mov	r2,r3
 4007280:	dfc00317 	ldw	ra,12(sp)
 4007284:	dc400217 	ldw	r17,8(sp)
 4007288:	dc000117 	ldw	r16,4(sp)
 400728c:	dec00404 	addi	sp,sp,16
 4007290:	f800283a 	ret
 4007294:	8009883a 	mov	r4,r16
 4007298:	880b883a 	mov	r5,r17
 400729c:	dfc00317 	ldw	ra,12(sp)
 40072a0:	dc400217 	ldw	r17,8(sp)
 40072a4:	dc000117 	ldw	r16,4(sp)
 40072a8:	dec00404 	addi	sp,sp,16
 40072ac:	4007b981 	jmpi	4007b98 <__swbuf_r>
 40072b0:	8009883a 	mov	r4,r16
 40072b4:	180b883a 	mov	r5,r3
 40072b8:	003ff806 	br	400729c <_putc_r+0xc8>

040072bc <_realloc_r>:
 40072bc:	defff404 	addi	sp,sp,-48
 40072c0:	dd800815 	stw	r22,32(sp)
 40072c4:	dc800415 	stw	r18,16(sp)
 40072c8:	dc400315 	stw	r17,12(sp)
 40072cc:	dfc00b15 	stw	ra,44(sp)
 40072d0:	df000a15 	stw	fp,40(sp)
 40072d4:	ddc00915 	stw	r23,36(sp)
 40072d8:	dd400715 	stw	r21,28(sp)
 40072dc:	dd000615 	stw	r20,24(sp)
 40072e0:	dcc00515 	stw	r19,20(sp)
 40072e4:	dc000215 	stw	r16,8(sp)
 40072e8:	2825883a 	mov	r18,r5
 40072ec:	3023883a 	mov	r17,r6
 40072f0:	202d883a 	mov	r22,r4
 40072f4:	2800c926 	beq	r5,zero,400761c <_realloc_r+0x360>
 40072f8:	400ac2c0 	call	400ac2c <__malloc_lock>
 40072fc:	943ffe04 	addi	r16,r18,-8
 4007300:	88c002c4 	addi	r3,r17,11
 4007304:	00800584 	movi	r2,22
 4007308:	82000117 	ldw	r8,4(r16)
 400730c:	10c01b2e 	bgeu	r2,r3,400737c <_realloc_r+0xc0>
 4007310:	00bffe04 	movi	r2,-8
 4007314:	188e703a 	and	r7,r3,r2
 4007318:	3839883a 	mov	fp,r7
 400731c:	38001a16 	blt	r7,zero,4007388 <_realloc_r+0xcc>
 4007320:	e4401936 	bltu	fp,r17,4007388 <_realloc_r+0xcc>
 4007324:	013fff04 	movi	r4,-4
 4007328:	4126703a 	and	r19,r8,r4
 400732c:	99c02616 	blt	r19,r7,40073c8 <_realloc_r+0x10c>
 4007330:	802b883a 	mov	r21,r16
 4007334:	9829883a 	mov	r20,r19
 4007338:	84000204 	addi	r16,r16,8
 400733c:	a80f883a 	mov	r7,r21
 4007340:	a70dc83a 	sub	r6,r20,fp
 4007344:	008003c4 	movi	r2,15
 4007348:	1180c136 	bltu	r2,r6,4007650 <_realloc_r+0x394>
 400734c:	38800117 	ldw	r2,4(r7)
 4007350:	a549883a 	add	r4,r20,r21
 4007354:	1080004c 	andi	r2,r2,1
 4007358:	a084b03a 	or	r2,r20,r2
 400735c:	38800115 	stw	r2,4(r7)
 4007360:	20c00117 	ldw	r3,4(r4)
 4007364:	18c00054 	ori	r3,r3,1
 4007368:	20c00115 	stw	r3,4(r4)
 400736c:	b009883a 	mov	r4,r22
 4007370:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4007374:	8023883a 	mov	r17,r16
 4007378:	00000606 	br	4007394 <_realloc_r+0xd8>
 400737c:	01c00404 	movi	r7,16
 4007380:	3839883a 	mov	fp,r7
 4007384:	e47fe72e 	bgeu	fp,r17,4007324 <_realloc_r+0x68>
 4007388:	00800304 	movi	r2,12
 400738c:	0023883a 	mov	r17,zero
 4007390:	b0800015 	stw	r2,0(r22)
 4007394:	8805883a 	mov	r2,r17
 4007398:	dfc00b17 	ldw	ra,44(sp)
 400739c:	df000a17 	ldw	fp,40(sp)
 40073a0:	ddc00917 	ldw	r23,36(sp)
 40073a4:	dd800817 	ldw	r22,32(sp)
 40073a8:	dd400717 	ldw	r21,28(sp)
 40073ac:	dd000617 	ldw	r20,24(sp)
 40073b0:	dcc00517 	ldw	r19,20(sp)
 40073b4:	dc800417 	ldw	r18,16(sp)
 40073b8:	dc400317 	ldw	r17,12(sp)
 40073bc:	dc000217 	ldw	r16,8(sp)
 40073c0:	dec00c04 	addi	sp,sp,48
 40073c4:	f800283a 	ret
 40073c8:	00810074 	movhi	r2,1025
 40073cc:	10bda004 	addi	r2,r2,-2432
 40073d0:	12400217 	ldw	r9,8(r2)
 40073d4:	84cd883a 	add	r6,r16,r19
 40073d8:	802b883a 	mov	r21,r16
 40073dc:	3240b926 	beq	r6,r9,40076c4 <_realloc_r+0x408>
 40073e0:	31400117 	ldw	r5,4(r6)
 40073e4:	00bfff84 	movi	r2,-2
 40073e8:	2884703a 	and	r2,r5,r2
 40073ec:	1185883a 	add	r2,r2,r6
 40073f0:	10c00117 	ldw	r3,4(r2)
 40073f4:	18c0004c 	andi	r3,r3,1
 40073f8:	1807003a 	cmpeq	r3,r3,zero
 40073fc:	1800a326 	beq	r3,zero,400768c <_realloc_r+0x3d0>
 4007400:	2908703a 	and	r4,r5,r4
 4007404:	9929883a 	add	r20,r19,r4
 4007408:	a1c0a30e 	bge	r20,r7,4007698 <_realloc_r+0x3dc>
 400740c:	4080004c 	andi	r2,r8,1
 4007410:	1000551e 	bne	r2,zero,4007568 <_realloc_r+0x2ac>
 4007414:	80800017 	ldw	r2,0(r16)
 4007418:	80afc83a 	sub	r23,r16,r2
 400741c:	b8c00117 	ldw	r3,4(r23)
 4007420:	00bfff04 	movi	r2,-4
 4007424:	1884703a 	and	r2,r3,r2
 4007428:	30002e26 	beq	r6,zero,40074e4 <_realloc_r+0x228>
 400742c:	3240b926 	beq	r6,r9,4007714 <_realloc_r+0x458>
 4007430:	98a9883a 	add	r20,r19,r2
 4007434:	2509883a 	add	r4,r4,r20
 4007438:	d9000015 	stw	r4,0(sp)
 400743c:	21c02a16 	blt	r4,r7,40074e8 <_realloc_r+0x22c>
 4007440:	30800317 	ldw	r2,12(r6)
 4007444:	30c00217 	ldw	r3,8(r6)
 4007448:	01400904 	movi	r5,36
 400744c:	99bfff04 	addi	r6,r19,-4
 4007450:	18800315 	stw	r2,12(r3)
 4007454:	10c00215 	stw	r3,8(r2)
 4007458:	b9000317 	ldw	r4,12(r23)
 400745c:	b8800217 	ldw	r2,8(r23)
 4007460:	b82b883a 	mov	r21,r23
 4007464:	bc000204 	addi	r16,r23,8
 4007468:	20800215 	stw	r2,8(r4)
 400746c:	11000315 	stw	r4,12(r2)
 4007470:	2980e436 	bltu	r5,r6,4007804 <_realloc_r+0x548>
 4007474:	008004c4 	movi	r2,19
 4007478:	9009883a 	mov	r4,r18
 400747c:	8011883a 	mov	r8,r16
 4007480:	11800f2e 	bgeu	r2,r6,40074c0 <_realloc_r+0x204>
 4007484:	90800017 	ldw	r2,0(r18)
 4007488:	ba000404 	addi	r8,r23,16
 400748c:	91000204 	addi	r4,r18,8
 4007490:	b8800215 	stw	r2,8(r23)
 4007494:	90c00117 	ldw	r3,4(r18)
 4007498:	008006c4 	movi	r2,27
 400749c:	b8c00315 	stw	r3,12(r23)
 40074a0:	1180072e 	bgeu	r2,r6,40074c0 <_realloc_r+0x204>
 40074a4:	90c00217 	ldw	r3,8(r18)
 40074a8:	ba000604 	addi	r8,r23,24
 40074ac:	91000404 	addi	r4,r18,16
 40074b0:	b8c00415 	stw	r3,16(r23)
 40074b4:	90800317 	ldw	r2,12(r18)
 40074b8:	b8800515 	stw	r2,20(r23)
 40074bc:	3140e726 	beq	r6,r5,400785c <_realloc_r+0x5a0>
 40074c0:	20800017 	ldw	r2,0(r4)
 40074c4:	dd000017 	ldw	r20,0(sp)
 40074c8:	b80f883a 	mov	r7,r23
 40074cc:	40800015 	stw	r2,0(r8)
 40074d0:	20c00117 	ldw	r3,4(r4)
 40074d4:	40c00115 	stw	r3,4(r8)
 40074d8:	20800217 	ldw	r2,8(r4)
 40074dc:	40800215 	stw	r2,8(r8)
 40074e0:	003f9706 	br	4007340 <_realloc_r+0x84>
 40074e4:	98a9883a 	add	r20,r19,r2
 40074e8:	a1c01f16 	blt	r20,r7,4007568 <_realloc_r+0x2ac>
 40074ec:	b8c00317 	ldw	r3,12(r23)
 40074f0:	b8800217 	ldw	r2,8(r23)
 40074f4:	99bfff04 	addi	r6,r19,-4
 40074f8:	01400904 	movi	r5,36
 40074fc:	b82b883a 	mov	r21,r23
 4007500:	18800215 	stw	r2,8(r3)
 4007504:	10c00315 	stw	r3,12(r2)
 4007508:	bc000204 	addi	r16,r23,8
 400750c:	2980c336 	bltu	r5,r6,400781c <_realloc_r+0x560>
 4007510:	008004c4 	movi	r2,19
 4007514:	9009883a 	mov	r4,r18
 4007518:	8011883a 	mov	r8,r16
 400751c:	11800f2e 	bgeu	r2,r6,400755c <_realloc_r+0x2a0>
 4007520:	90800017 	ldw	r2,0(r18)
 4007524:	ba000404 	addi	r8,r23,16
 4007528:	91000204 	addi	r4,r18,8
 400752c:	b8800215 	stw	r2,8(r23)
 4007530:	90c00117 	ldw	r3,4(r18)
 4007534:	008006c4 	movi	r2,27
 4007538:	b8c00315 	stw	r3,12(r23)
 400753c:	1180072e 	bgeu	r2,r6,400755c <_realloc_r+0x2a0>
 4007540:	90c00217 	ldw	r3,8(r18)
 4007544:	ba000604 	addi	r8,r23,24
 4007548:	91000404 	addi	r4,r18,16
 400754c:	b8c00415 	stw	r3,16(r23)
 4007550:	90800317 	ldw	r2,12(r18)
 4007554:	b8800515 	stw	r2,20(r23)
 4007558:	3140c726 	beq	r6,r5,4007878 <_realloc_r+0x5bc>
 400755c:	20800017 	ldw	r2,0(r4)
 4007560:	b80f883a 	mov	r7,r23
 4007564:	003fd906 	br	40074cc <_realloc_r+0x210>
 4007568:	880b883a 	mov	r5,r17
 400756c:	b009883a 	mov	r4,r22
 4007570:	40056a00 	call	40056a0 <_malloc_r>
 4007574:	1023883a 	mov	r17,r2
 4007578:	10002526 	beq	r2,zero,4007610 <_realloc_r+0x354>
 400757c:	80800117 	ldw	r2,4(r16)
 4007580:	00ffff84 	movi	r3,-2
 4007584:	893ffe04 	addi	r4,r17,-8
 4007588:	10c4703a 	and	r2,r2,r3
 400758c:	8085883a 	add	r2,r16,r2
 4007590:	20809526 	beq	r4,r2,40077e8 <_realloc_r+0x52c>
 4007594:	99bfff04 	addi	r6,r19,-4
 4007598:	01c00904 	movi	r7,36
 400759c:	39804536 	bltu	r7,r6,40076b4 <_realloc_r+0x3f8>
 40075a0:	008004c4 	movi	r2,19
 40075a4:	9009883a 	mov	r4,r18
 40075a8:	880b883a 	mov	r5,r17
 40075ac:	11800f2e 	bgeu	r2,r6,40075ec <_realloc_r+0x330>
 40075b0:	90800017 	ldw	r2,0(r18)
 40075b4:	89400204 	addi	r5,r17,8
 40075b8:	91000204 	addi	r4,r18,8
 40075bc:	88800015 	stw	r2,0(r17)
 40075c0:	90c00117 	ldw	r3,4(r18)
 40075c4:	008006c4 	movi	r2,27
 40075c8:	88c00115 	stw	r3,4(r17)
 40075cc:	1180072e 	bgeu	r2,r6,40075ec <_realloc_r+0x330>
 40075d0:	90c00217 	ldw	r3,8(r18)
 40075d4:	89400404 	addi	r5,r17,16
 40075d8:	91000404 	addi	r4,r18,16
 40075dc:	88c00215 	stw	r3,8(r17)
 40075e0:	90800317 	ldw	r2,12(r18)
 40075e4:	88800315 	stw	r2,12(r17)
 40075e8:	31c09126 	beq	r6,r7,4007830 <_realloc_r+0x574>
 40075ec:	20800017 	ldw	r2,0(r4)
 40075f0:	28800015 	stw	r2,0(r5)
 40075f4:	20c00117 	ldw	r3,4(r4)
 40075f8:	28c00115 	stw	r3,4(r5)
 40075fc:	20800217 	ldw	r2,8(r4)
 4007600:	28800215 	stw	r2,8(r5)
 4007604:	900b883a 	mov	r5,r18
 4007608:	b009883a 	mov	r4,r22
 400760c:	4004b180 	call	4004b18 <_free_r>
 4007610:	b009883a 	mov	r4,r22
 4007614:	400ac4c0 	call	400ac4c <__malloc_unlock>
 4007618:	003f5e06 	br	4007394 <_realloc_r+0xd8>
 400761c:	300b883a 	mov	r5,r6
 4007620:	dfc00b17 	ldw	ra,44(sp)
 4007624:	df000a17 	ldw	fp,40(sp)
 4007628:	ddc00917 	ldw	r23,36(sp)
 400762c:	dd800817 	ldw	r22,32(sp)
 4007630:	dd400717 	ldw	r21,28(sp)
 4007634:	dd000617 	ldw	r20,24(sp)
 4007638:	dcc00517 	ldw	r19,20(sp)
 400763c:	dc800417 	ldw	r18,16(sp)
 4007640:	dc400317 	ldw	r17,12(sp)
 4007644:	dc000217 	ldw	r16,8(sp)
 4007648:	dec00c04 	addi	sp,sp,48
 400764c:	40056a01 	jmpi	40056a0 <_malloc_r>
 4007650:	38800117 	ldw	r2,4(r7)
 4007654:	e54b883a 	add	r5,fp,r21
 4007658:	31000054 	ori	r4,r6,1
 400765c:	1080004c 	andi	r2,r2,1
 4007660:	1704b03a 	or	r2,r2,fp
 4007664:	38800115 	stw	r2,4(r7)
 4007668:	29000115 	stw	r4,4(r5)
 400766c:	2987883a 	add	r3,r5,r6
 4007670:	18800117 	ldw	r2,4(r3)
 4007674:	29400204 	addi	r5,r5,8
 4007678:	b009883a 	mov	r4,r22
 400767c:	10800054 	ori	r2,r2,1
 4007680:	18800115 	stw	r2,4(r3)
 4007684:	4004b180 	call	4004b18 <_free_r>
 4007688:	003f3806 	br	400736c <_realloc_r+0xb0>
 400768c:	000d883a 	mov	r6,zero
 4007690:	0009883a 	mov	r4,zero
 4007694:	003f5d06 	br	400740c <_realloc_r+0x150>
 4007698:	30c00217 	ldw	r3,8(r6)
 400769c:	30800317 	ldw	r2,12(r6)
 40076a0:	800f883a 	mov	r7,r16
 40076a4:	84000204 	addi	r16,r16,8
 40076a8:	10c00215 	stw	r3,8(r2)
 40076ac:	18800315 	stw	r2,12(r3)
 40076b0:	003f2306 	br	4007340 <_realloc_r+0x84>
 40076b4:	8809883a 	mov	r4,r17
 40076b8:	900b883a 	mov	r5,r18
 40076bc:	4005f640 	call	4005f64 <memmove>
 40076c0:	003fd006 	br	4007604 <_realloc_r+0x348>
 40076c4:	30800117 	ldw	r2,4(r6)
 40076c8:	e0c00404 	addi	r3,fp,16
 40076cc:	1108703a 	and	r4,r2,r4
 40076d0:	9905883a 	add	r2,r19,r4
 40076d4:	10ff4d16 	blt	r2,r3,400740c <_realloc_r+0x150>
 40076d8:	1705c83a 	sub	r2,r2,fp
 40076dc:	870b883a 	add	r5,r16,fp
 40076e0:	10800054 	ori	r2,r2,1
 40076e4:	28800115 	stw	r2,4(r5)
 40076e8:	80c00117 	ldw	r3,4(r16)
 40076ec:	00810074 	movhi	r2,1025
 40076f0:	10bda004 	addi	r2,r2,-2432
 40076f4:	b009883a 	mov	r4,r22
 40076f8:	18c0004c 	andi	r3,r3,1
 40076fc:	e0c6b03a 	or	r3,fp,r3
 4007700:	11400215 	stw	r5,8(r2)
 4007704:	80c00115 	stw	r3,4(r16)
 4007708:	400ac4c0 	call	400ac4c <__malloc_unlock>
 400770c:	84400204 	addi	r17,r16,8
 4007710:	003f2006 	br	4007394 <_realloc_r+0xd8>
 4007714:	98a9883a 	add	r20,r19,r2
 4007718:	2509883a 	add	r4,r4,r20
 400771c:	e0800404 	addi	r2,fp,16
 4007720:	d9000115 	stw	r4,4(sp)
 4007724:	20bf7016 	blt	r4,r2,40074e8 <_realloc_r+0x22c>
 4007728:	b8c00317 	ldw	r3,12(r23)
 400772c:	b8800217 	ldw	r2,8(r23)
 4007730:	99bfff04 	addi	r6,r19,-4
 4007734:	01400904 	movi	r5,36
 4007738:	18800215 	stw	r2,8(r3)
 400773c:	10c00315 	stw	r3,12(r2)
 4007740:	bc400204 	addi	r17,r23,8
 4007744:	29804136 	bltu	r5,r6,400784c <_realloc_r+0x590>
 4007748:	008004c4 	movi	r2,19
 400774c:	9009883a 	mov	r4,r18
 4007750:	880f883a 	mov	r7,r17
 4007754:	11800f2e 	bgeu	r2,r6,4007794 <_realloc_r+0x4d8>
 4007758:	90800017 	ldw	r2,0(r18)
 400775c:	b9c00404 	addi	r7,r23,16
 4007760:	91000204 	addi	r4,r18,8
 4007764:	b8800215 	stw	r2,8(r23)
 4007768:	90c00117 	ldw	r3,4(r18)
 400776c:	008006c4 	movi	r2,27
 4007770:	b8c00315 	stw	r3,12(r23)
 4007774:	1180072e 	bgeu	r2,r6,4007794 <_realloc_r+0x4d8>
 4007778:	90c00217 	ldw	r3,8(r18)
 400777c:	b9c00604 	addi	r7,r23,24
 4007780:	91000404 	addi	r4,r18,16
 4007784:	b8c00415 	stw	r3,16(r23)
 4007788:	90800317 	ldw	r2,12(r18)
 400778c:	b8800515 	stw	r2,20(r23)
 4007790:	31404026 	beq	r6,r5,4007894 <_realloc_r+0x5d8>
 4007794:	20800017 	ldw	r2,0(r4)
 4007798:	38800015 	stw	r2,0(r7)
 400779c:	20c00117 	ldw	r3,4(r4)
 40077a0:	38c00115 	stw	r3,4(r7)
 40077a4:	20800217 	ldw	r2,8(r4)
 40077a8:	38800215 	stw	r2,8(r7)
 40077ac:	d8c00117 	ldw	r3,4(sp)
 40077b0:	bf0b883a 	add	r5,r23,fp
 40077b4:	b009883a 	mov	r4,r22
 40077b8:	1f05c83a 	sub	r2,r3,fp
 40077bc:	10800054 	ori	r2,r2,1
 40077c0:	28800115 	stw	r2,4(r5)
 40077c4:	b8c00117 	ldw	r3,4(r23)
 40077c8:	00810074 	movhi	r2,1025
 40077cc:	10bda004 	addi	r2,r2,-2432
 40077d0:	11400215 	stw	r5,8(r2)
 40077d4:	18c0004c 	andi	r3,r3,1
 40077d8:	e0c6b03a 	or	r3,fp,r3
 40077dc:	b8c00115 	stw	r3,4(r23)
 40077e0:	400ac4c0 	call	400ac4c <__malloc_unlock>
 40077e4:	003eeb06 	br	4007394 <_realloc_r+0xd8>
 40077e8:	20800117 	ldw	r2,4(r4)
 40077ec:	00ffff04 	movi	r3,-4
 40077f0:	800f883a 	mov	r7,r16
 40077f4:	10c4703a 	and	r2,r2,r3
 40077f8:	98a9883a 	add	r20,r19,r2
 40077fc:	84000204 	addi	r16,r16,8
 4007800:	003ecf06 	br	4007340 <_realloc_r+0x84>
 4007804:	900b883a 	mov	r5,r18
 4007808:	8009883a 	mov	r4,r16
 400780c:	4005f640 	call	4005f64 <memmove>
 4007810:	dd000017 	ldw	r20,0(sp)
 4007814:	b80f883a 	mov	r7,r23
 4007818:	003ec906 	br	4007340 <_realloc_r+0x84>
 400781c:	900b883a 	mov	r5,r18
 4007820:	8009883a 	mov	r4,r16
 4007824:	4005f640 	call	4005f64 <memmove>
 4007828:	b80f883a 	mov	r7,r23
 400782c:	003ec406 	br	4007340 <_realloc_r+0x84>
 4007830:	90c00417 	ldw	r3,16(r18)
 4007834:	89400604 	addi	r5,r17,24
 4007838:	91000604 	addi	r4,r18,24
 400783c:	88c00415 	stw	r3,16(r17)
 4007840:	90800517 	ldw	r2,20(r18)
 4007844:	88800515 	stw	r2,20(r17)
 4007848:	003f6806 	br	40075ec <_realloc_r+0x330>
 400784c:	900b883a 	mov	r5,r18
 4007850:	8809883a 	mov	r4,r17
 4007854:	4005f640 	call	4005f64 <memmove>
 4007858:	003fd406 	br	40077ac <_realloc_r+0x4f0>
 400785c:	90c00417 	ldw	r3,16(r18)
 4007860:	91000604 	addi	r4,r18,24
 4007864:	ba000804 	addi	r8,r23,32
 4007868:	b8c00615 	stw	r3,24(r23)
 400786c:	90800517 	ldw	r2,20(r18)
 4007870:	b8800715 	stw	r2,28(r23)
 4007874:	003f1206 	br	40074c0 <_realloc_r+0x204>
 4007878:	90c00417 	ldw	r3,16(r18)
 400787c:	91000604 	addi	r4,r18,24
 4007880:	ba000804 	addi	r8,r23,32
 4007884:	b8c00615 	stw	r3,24(r23)
 4007888:	90800517 	ldw	r2,20(r18)
 400788c:	b8800715 	stw	r2,28(r23)
 4007890:	003f3206 	br	400755c <_realloc_r+0x2a0>
 4007894:	90c00417 	ldw	r3,16(r18)
 4007898:	91000604 	addi	r4,r18,24
 400789c:	b9c00804 	addi	r7,r23,32
 40078a0:	b8c00615 	stw	r3,24(r23)
 40078a4:	90800517 	ldw	r2,20(r18)
 40078a8:	b8800715 	stw	r2,28(r23)
 40078ac:	003fb906 	br	4007794 <_realloc_r+0x4d8>

040078b0 <__isinfd>:
 40078b0:	200d883a 	mov	r6,r4
 40078b4:	0109c83a 	sub	r4,zero,r4
 40078b8:	2188b03a 	or	r4,r4,r6
 40078bc:	2008d7fa 	srli	r4,r4,31
 40078c0:	00a00034 	movhi	r2,32768
 40078c4:	10bfffc4 	addi	r2,r2,-1
 40078c8:	1144703a 	and	r2,r2,r5
 40078cc:	2088b03a 	or	r4,r4,r2
 40078d0:	009ffc34 	movhi	r2,32752
 40078d4:	1105c83a 	sub	r2,r2,r4
 40078d8:	0087c83a 	sub	r3,zero,r2
 40078dc:	10c4b03a 	or	r2,r2,r3
 40078e0:	1004d7fa 	srli	r2,r2,31
 40078e4:	00c00044 	movi	r3,1
 40078e8:	1885c83a 	sub	r2,r3,r2
 40078ec:	f800283a 	ret

040078f0 <__isnand>:
 40078f0:	200d883a 	mov	r6,r4
 40078f4:	0109c83a 	sub	r4,zero,r4
 40078f8:	2188b03a 	or	r4,r4,r6
 40078fc:	2008d7fa 	srli	r4,r4,31
 4007900:	00a00034 	movhi	r2,32768
 4007904:	10bfffc4 	addi	r2,r2,-1
 4007908:	1144703a 	and	r2,r2,r5
 400790c:	2088b03a 	or	r4,r4,r2
 4007910:	009ffc34 	movhi	r2,32752
 4007914:	1105c83a 	sub	r2,r2,r4
 4007918:	1004d7fa 	srli	r2,r2,31
 400791c:	f800283a 	ret

04007920 <_sbrk_r>:
 4007920:	defffd04 	addi	sp,sp,-12
 4007924:	dc000015 	stw	r16,0(sp)
 4007928:	04010074 	movhi	r16,1025
 400792c:	840a9b04 	addi	r16,r16,10860
 4007930:	dc400115 	stw	r17,4(sp)
 4007934:	80000015 	stw	zero,0(r16)
 4007938:	2023883a 	mov	r17,r4
 400793c:	2809883a 	mov	r4,r5
 4007940:	dfc00215 	stw	ra,8(sp)
 4007944:	400ae4c0 	call	400ae4c <sbrk>
 4007948:	1007883a 	mov	r3,r2
 400794c:	00bfffc4 	movi	r2,-1
 4007950:	18800626 	beq	r3,r2,400796c <_sbrk_r+0x4c>
 4007954:	1805883a 	mov	r2,r3
 4007958:	dfc00217 	ldw	ra,8(sp)
 400795c:	dc400117 	ldw	r17,4(sp)
 4007960:	dc000017 	ldw	r16,0(sp)
 4007964:	dec00304 	addi	sp,sp,12
 4007968:	f800283a 	ret
 400796c:	80800017 	ldw	r2,0(r16)
 4007970:	103ff826 	beq	r2,zero,4007954 <_sbrk_r+0x34>
 4007974:	88800015 	stw	r2,0(r17)
 4007978:	1805883a 	mov	r2,r3
 400797c:	dfc00217 	ldw	ra,8(sp)
 4007980:	dc400117 	ldw	r17,4(sp)
 4007984:	dc000017 	ldw	r16,0(sp)
 4007988:	dec00304 	addi	sp,sp,12
 400798c:	f800283a 	ret

04007990 <__sclose>:
 4007990:	2940038f 	ldh	r5,14(r5)
 4007994:	4007e101 	jmpi	4007e10 <_close_r>

04007998 <__sseek>:
 4007998:	defffe04 	addi	sp,sp,-8
 400799c:	dc000015 	stw	r16,0(sp)
 40079a0:	2821883a 	mov	r16,r5
 40079a4:	2940038f 	ldh	r5,14(r5)
 40079a8:	dfc00115 	stw	ra,4(sp)
 40079ac:	40080880 	call	4008088 <_lseek_r>
 40079b0:	1007883a 	mov	r3,r2
 40079b4:	00bfffc4 	movi	r2,-1
 40079b8:	18800926 	beq	r3,r2,40079e0 <__sseek+0x48>
 40079bc:	8080030b 	ldhu	r2,12(r16)
 40079c0:	80c01415 	stw	r3,80(r16)
 40079c4:	10840014 	ori	r2,r2,4096
 40079c8:	8080030d 	sth	r2,12(r16)
 40079cc:	1805883a 	mov	r2,r3
 40079d0:	dfc00117 	ldw	ra,4(sp)
 40079d4:	dc000017 	ldw	r16,0(sp)
 40079d8:	dec00204 	addi	sp,sp,8
 40079dc:	f800283a 	ret
 40079e0:	8080030b 	ldhu	r2,12(r16)
 40079e4:	10bbffcc 	andi	r2,r2,61439
 40079e8:	8080030d 	sth	r2,12(r16)
 40079ec:	1805883a 	mov	r2,r3
 40079f0:	dfc00117 	ldw	ra,4(sp)
 40079f4:	dc000017 	ldw	r16,0(sp)
 40079f8:	dec00204 	addi	sp,sp,8
 40079fc:	f800283a 	ret

04007a00 <__swrite>:
 4007a00:	2880030b 	ldhu	r2,12(r5)
 4007a04:	defffb04 	addi	sp,sp,-20
 4007a08:	dcc00315 	stw	r19,12(sp)
 4007a0c:	1080400c 	andi	r2,r2,256
 4007a10:	dc800215 	stw	r18,8(sp)
 4007a14:	dc400115 	stw	r17,4(sp)
 4007a18:	dc000015 	stw	r16,0(sp)
 4007a1c:	3027883a 	mov	r19,r6
 4007a20:	3825883a 	mov	r18,r7
 4007a24:	dfc00415 	stw	ra,16(sp)
 4007a28:	2821883a 	mov	r16,r5
 4007a2c:	000d883a 	mov	r6,zero
 4007a30:	01c00084 	movi	r7,2
 4007a34:	2023883a 	mov	r17,r4
 4007a38:	10000226 	beq	r2,zero,4007a44 <__swrite+0x44>
 4007a3c:	2940038f 	ldh	r5,14(r5)
 4007a40:	40080880 	call	4008088 <_lseek_r>
 4007a44:	8080030b 	ldhu	r2,12(r16)
 4007a48:	8140038f 	ldh	r5,14(r16)
 4007a4c:	8809883a 	mov	r4,r17
 4007a50:	10bbffcc 	andi	r2,r2,61439
 4007a54:	980d883a 	mov	r6,r19
 4007a58:	900f883a 	mov	r7,r18
 4007a5c:	8080030d 	sth	r2,12(r16)
 4007a60:	dfc00417 	ldw	ra,16(sp)
 4007a64:	dcc00317 	ldw	r19,12(sp)
 4007a68:	dc800217 	ldw	r18,8(sp)
 4007a6c:	dc400117 	ldw	r17,4(sp)
 4007a70:	dc000017 	ldw	r16,0(sp)
 4007a74:	dec00504 	addi	sp,sp,20
 4007a78:	4007ce41 	jmpi	4007ce4 <_write_r>

04007a7c <__sread>:
 4007a7c:	defffe04 	addi	sp,sp,-8
 4007a80:	dc000015 	stw	r16,0(sp)
 4007a84:	2821883a 	mov	r16,r5
 4007a88:	2940038f 	ldh	r5,14(r5)
 4007a8c:	dfc00115 	stw	ra,4(sp)
 4007a90:	40081000 	call	4008100 <_read_r>
 4007a94:	1007883a 	mov	r3,r2
 4007a98:	10000816 	blt	r2,zero,4007abc <__sread+0x40>
 4007a9c:	80801417 	ldw	r2,80(r16)
 4007aa0:	10c5883a 	add	r2,r2,r3
 4007aa4:	80801415 	stw	r2,80(r16)
 4007aa8:	1805883a 	mov	r2,r3
 4007aac:	dfc00117 	ldw	ra,4(sp)
 4007ab0:	dc000017 	ldw	r16,0(sp)
 4007ab4:	dec00204 	addi	sp,sp,8
 4007ab8:	f800283a 	ret
 4007abc:	8080030b 	ldhu	r2,12(r16)
 4007ac0:	10bbffcc 	andi	r2,r2,61439
 4007ac4:	8080030d 	sth	r2,12(r16)
 4007ac8:	1805883a 	mov	r2,r3
 4007acc:	dfc00117 	ldw	ra,4(sp)
 4007ad0:	dc000017 	ldw	r16,0(sp)
 4007ad4:	dec00204 	addi	sp,sp,8
 4007ad8:	f800283a 	ret

04007adc <strcmp>:
 4007adc:	2144b03a 	or	r2,r4,r5
 4007ae0:	108000cc 	andi	r2,r2,3
 4007ae4:	10001d1e 	bne	r2,zero,4007b5c <strcmp+0x80>
 4007ae8:	200f883a 	mov	r7,r4
 4007aec:	28800017 	ldw	r2,0(r5)
 4007af0:	21000017 	ldw	r4,0(r4)
 4007af4:	280d883a 	mov	r6,r5
 4007af8:	2080161e 	bne	r4,r2,4007b54 <strcmp+0x78>
 4007afc:	023fbff4 	movhi	r8,65279
 4007b00:	423fbfc4 	addi	r8,r8,-257
 4007b04:	2207883a 	add	r3,r4,r8
 4007b08:	01602074 	movhi	r5,32897
 4007b0c:	29602004 	addi	r5,r5,-32640
 4007b10:	1946703a 	and	r3,r3,r5
 4007b14:	0104303a 	nor	r2,zero,r4
 4007b18:	10c4703a 	and	r2,r2,r3
 4007b1c:	10001c1e 	bne	r2,zero,4007b90 <strcmp+0xb4>
 4007b20:	4013883a 	mov	r9,r8
 4007b24:	2811883a 	mov	r8,r5
 4007b28:	00000106 	br	4007b30 <strcmp+0x54>
 4007b2c:	1800181e 	bne	r3,zero,4007b90 <strcmp+0xb4>
 4007b30:	39c00104 	addi	r7,r7,4
 4007b34:	39000017 	ldw	r4,0(r7)
 4007b38:	31800104 	addi	r6,r6,4
 4007b3c:	31400017 	ldw	r5,0(r6)
 4007b40:	2245883a 	add	r2,r4,r9
 4007b44:	1204703a 	and	r2,r2,r8
 4007b48:	0106303a 	nor	r3,zero,r4
 4007b4c:	1886703a 	and	r3,r3,r2
 4007b50:	217ff626 	beq	r4,r5,4007b2c <strcmp+0x50>
 4007b54:	3809883a 	mov	r4,r7
 4007b58:	300b883a 	mov	r5,r6
 4007b5c:	20c00007 	ldb	r3,0(r4)
 4007b60:	1800051e 	bne	r3,zero,4007b78 <strcmp+0x9c>
 4007b64:	00000606 	br	4007b80 <strcmp+0xa4>
 4007b68:	21000044 	addi	r4,r4,1
 4007b6c:	20c00007 	ldb	r3,0(r4)
 4007b70:	29400044 	addi	r5,r5,1
 4007b74:	18000226 	beq	r3,zero,4007b80 <strcmp+0xa4>
 4007b78:	28800007 	ldb	r2,0(r5)
 4007b7c:	18bffa26 	beq	r3,r2,4007b68 <strcmp+0x8c>
 4007b80:	20c00003 	ldbu	r3,0(r4)
 4007b84:	28800003 	ldbu	r2,0(r5)
 4007b88:	1885c83a 	sub	r2,r3,r2
 4007b8c:	f800283a 	ret
 4007b90:	0005883a 	mov	r2,zero
 4007b94:	f800283a 	ret

04007b98 <__swbuf_r>:
 4007b98:	defffc04 	addi	sp,sp,-16
 4007b9c:	dc400215 	stw	r17,8(sp)
 4007ba0:	dc000115 	stw	r16,4(sp)
 4007ba4:	dfc00315 	stw	ra,12(sp)
 4007ba8:	2023883a 	mov	r17,r4
 4007bac:	2821883a 	mov	r16,r5
 4007bb0:	20000226 	beq	r4,zero,4007bbc <__swbuf_r+0x24>
 4007bb4:	20800e17 	ldw	r2,56(r4)
 4007bb8:	10002f26 	beq	r2,zero,4007c78 <__swbuf_r+0xe0>
 4007bbc:	3080030b 	ldhu	r2,12(r6)
 4007bc0:	30c00617 	ldw	r3,24(r6)
 4007bc4:	1080020c 	andi	r2,r2,8
 4007bc8:	30c00215 	stw	r3,8(r6)
 4007bcc:	10002226 	beq	r2,zero,4007c58 <__swbuf_r+0xc0>
 4007bd0:	30c00417 	ldw	r3,16(r6)
 4007bd4:	18002026 	beq	r3,zero,4007c58 <__swbuf_r+0xc0>
 4007bd8:	31000017 	ldw	r4,0(r6)
 4007bdc:	30800517 	ldw	r2,20(r6)
 4007be0:	20c7c83a 	sub	r3,r4,r3
 4007be4:	18802f0e 	bge	r3,r2,4007ca4 <__swbuf_r+0x10c>
 4007be8:	19400044 	addi	r5,r3,1
 4007bec:	30800217 	ldw	r2,8(r6)
 4007bf0:	84003fcc 	andi	r16,r16,255
 4007bf4:	20c00044 	addi	r3,r4,1
 4007bf8:	10bfffc4 	addi	r2,r2,-1
 4007bfc:	30800215 	stw	r2,8(r6)
 4007c00:	24000005 	stb	r16,0(r4)
 4007c04:	30800517 	ldw	r2,20(r6)
 4007c08:	30c00015 	stw	r3,0(r6)
 4007c0c:	11400c26 	beq	r2,r5,4007c40 <__swbuf_r+0xa8>
 4007c10:	3080030b 	ldhu	r2,12(r6)
 4007c14:	1080004c 	andi	r2,r2,1
 4007c18:	1005003a 	cmpeq	r2,r2,zero
 4007c1c:	10000626 	beq	r2,zero,4007c38 <__swbuf_r+0xa0>
 4007c20:	8005883a 	mov	r2,r16
 4007c24:	dfc00317 	ldw	ra,12(sp)
 4007c28:	dc400217 	ldw	r17,8(sp)
 4007c2c:	dc000117 	ldw	r16,4(sp)
 4007c30:	dec00404 	addi	sp,sp,16
 4007c34:	f800283a 	ret
 4007c38:	00800284 	movi	r2,10
 4007c3c:	80bff81e 	bne	r16,r2,4007c20 <__swbuf_r+0x88>
 4007c40:	8809883a 	mov	r4,r17
 4007c44:	300b883a 	mov	r5,r6
 4007c48:	40044fc0 	call	40044fc <_fflush_r>
 4007c4c:	103ff426 	beq	r2,zero,4007c20 <__swbuf_r+0x88>
 4007c50:	043fffc4 	movi	r16,-1
 4007c54:	003ff206 	br	4007c20 <__swbuf_r+0x88>
 4007c58:	300b883a 	mov	r5,r6
 4007c5c:	8809883a 	mov	r4,r17
 4007c60:	d9800015 	stw	r6,0(sp)
 4007c64:	4002bf40 	call	4002bf4 <__swsetup_r>
 4007c68:	d9800017 	ldw	r6,0(sp)
 4007c6c:	1000061e 	bne	r2,zero,4007c88 <__swbuf_r+0xf0>
 4007c70:	30c00417 	ldw	r3,16(r6)
 4007c74:	003fd806 	br	4007bd8 <__swbuf_r+0x40>
 4007c78:	d9800015 	stw	r6,0(sp)
 4007c7c:	40047940 	call	4004794 <__sinit>
 4007c80:	d9800017 	ldw	r6,0(sp)
 4007c84:	003fcd06 	br	4007bbc <__swbuf_r+0x24>
 4007c88:	3080030b 	ldhu	r2,12(r6)
 4007c8c:	00c00244 	movi	r3,9
 4007c90:	043fffc4 	movi	r16,-1
 4007c94:	10801014 	ori	r2,r2,64
 4007c98:	3080030d 	sth	r2,12(r6)
 4007c9c:	88c00015 	stw	r3,0(r17)
 4007ca0:	003fdf06 	br	4007c20 <__swbuf_r+0x88>
 4007ca4:	300b883a 	mov	r5,r6
 4007ca8:	8809883a 	mov	r4,r17
 4007cac:	d9800015 	stw	r6,0(sp)
 4007cb0:	40044fc0 	call	40044fc <_fflush_r>
 4007cb4:	d9800017 	ldw	r6,0(sp)
 4007cb8:	103fe51e 	bne	r2,zero,4007c50 <__swbuf_r+0xb8>
 4007cbc:	31000017 	ldw	r4,0(r6)
 4007cc0:	01400044 	movi	r5,1
 4007cc4:	003fc906 	br	4007bec <__swbuf_r+0x54>

04007cc8 <__swbuf>:
 4007cc8:	01810074 	movhi	r6,1025
 4007ccc:	31838704 	addi	r6,r6,3612
 4007cd0:	2007883a 	mov	r3,r4
 4007cd4:	31000017 	ldw	r4,0(r6)
 4007cd8:	280d883a 	mov	r6,r5
 4007cdc:	180b883a 	mov	r5,r3
 4007ce0:	4007b981 	jmpi	4007b98 <__swbuf_r>

04007ce4 <_write_r>:
 4007ce4:	defffd04 	addi	sp,sp,-12
 4007ce8:	dc000015 	stw	r16,0(sp)
 4007cec:	04010074 	movhi	r16,1025
 4007cf0:	840a9b04 	addi	r16,r16,10860
 4007cf4:	dc400115 	stw	r17,4(sp)
 4007cf8:	80000015 	stw	zero,0(r16)
 4007cfc:	2023883a 	mov	r17,r4
 4007d00:	2809883a 	mov	r4,r5
 4007d04:	300b883a 	mov	r5,r6
 4007d08:	380d883a 	mov	r6,r7
 4007d0c:	dfc00215 	stw	ra,8(sp)
 4007d10:	400af380 	call	400af38 <write>
 4007d14:	1007883a 	mov	r3,r2
 4007d18:	00bfffc4 	movi	r2,-1
 4007d1c:	18800626 	beq	r3,r2,4007d38 <_write_r+0x54>
 4007d20:	1805883a 	mov	r2,r3
 4007d24:	dfc00217 	ldw	ra,8(sp)
 4007d28:	dc400117 	ldw	r17,4(sp)
 4007d2c:	dc000017 	ldw	r16,0(sp)
 4007d30:	dec00304 	addi	sp,sp,12
 4007d34:	f800283a 	ret
 4007d38:	80800017 	ldw	r2,0(r16)
 4007d3c:	103ff826 	beq	r2,zero,4007d20 <_write_r+0x3c>
 4007d40:	88800015 	stw	r2,0(r17)
 4007d44:	1805883a 	mov	r2,r3
 4007d48:	dfc00217 	ldw	ra,8(sp)
 4007d4c:	dc400117 	ldw	r17,4(sp)
 4007d50:	dc000017 	ldw	r16,0(sp)
 4007d54:	dec00304 	addi	sp,sp,12
 4007d58:	f800283a 	ret

04007d5c <_calloc_r>:
 4007d5c:	298b383a 	mul	r5,r5,r6
 4007d60:	defffe04 	addi	sp,sp,-8
 4007d64:	dc000015 	stw	r16,0(sp)
 4007d68:	dfc00115 	stw	ra,4(sp)
 4007d6c:	40056a00 	call	40056a0 <_malloc_r>
 4007d70:	1021883a 	mov	r16,r2
 4007d74:	01c00904 	movi	r7,36
 4007d78:	10000d26 	beq	r2,zero,4007db0 <_calloc_r+0x54>
 4007d7c:	10ffff17 	ldw	r3,-4(r2)
 4007d80:	1009883a 	mov	r4,r2
 4007d84:	00bfff04 	movi	r2,-4
 4007d88:	1886703a 	and	r3,r3,r2
 4007d8c:	1887883a 	add	r3,r3,r2
 4007d90:	180d883a 	mov	r6,r3
 4007d94:	000b883a 	mov	r5,zero
 4007d98:	38c01736 	bltu	r7,r3,4007df8 <_calloc_r+0x9c>
 4007d9c:	008004c4 	movi	r2,19
 4007da0:	10c00836 	bltu	r2,r3,4007dc4 <_calloc_r+0x68>
 4007da4:	20000215 	stw	zero,8(r4)
 4007da8:	20000015 	stw	zero,0(r4)
 4007dac:	20000115 	stw	zero,4(r4)
 4007db0:	8005883a 	mov	r2,r16
 4007db4:	dfc00117 	ldw	ra,4(sp)
 4007db8:	dc000017 	ldw	r16,0(sp)
 4007dbc:	dec00204 	addi	sp,sp,8
 4007dc0:	f800283a 	ret
 4007dc4:	008006c4 	movi	r2,27
 4007dc8:	80000015 	stw	zero,0(r16)
 4007dcc:	80000115 	stw	zero,4(r16)
 4007dd0:	81000204 	addi	r4,r16,8
 4007dd4:	10fff32e 	bgeu	r2,r3,4007da4 <_calloc_r+0x48>
 4007dd8:	80000215 	stw	zero,8(r16)
 4007ddc:	80000315 	stw	zero,12(r16)
 4007de0:	81000404 	addi	r4,r16,16
 4007de4:	19ffef1e 	bne	r3,r7,4007da4 <_calloc_r+0x48>
 4007de8:	81000604 	addi	r4,r16,24
 4007dec:	80000415 	stw	zero,16(r16)
 4007df0:	80000515 	stw	zero,20(r16)
 4007df4:	003feb06 	br	4007da4 <_calloc_r+0x48>
 4007df8:	40060440 	call	4006044 <memset>
 4007dfc:	8005883a 	mov	r2,r16
 4007e00:	dfc00117 	ldw	ra,4(sp)
 4007e04:	dc000017 	ldw	r16,0(sp)
 4007e08:	dec00204 	addi	sp,sp,8
 4007e0c:	f800283a 	ret

04007e10 <_close_r>:
 4007e10:	defffd04 	addi	sp,sp,-12
 4007e14:	dc000015 	stw	r16,0(sp)
 4007e18:	04010074 	movhi	r16,1025
 4007e1c:	840a9b04 	addi	r16,r16,10860
 4007e20:	dc400115 	stw	r17,4(sp)
 4007e24:	80000015 	stw	zero,0(r16)
 4007e28:	2023883a 	mov	r17,r4
 4007e2c:	2809883a 	mov	r4,r5
 4007e30:	dfc00215 	stw	ra,8(sp)
 4007e34:	400a5a80 	call	400a5a8 <close>
 4007e38:	1007883a 	mov	r3,r2
 4007e3c:	00bfffc4 	movi	r2,-1
 4007e40:	18800626 	beq	r3,r2,4007e5c <_close_r+0x4c>
 4007e44:	1805883a 	mov	r2,r3
 4007e48:	dfc00217 	ldw	ra,8(sp)
 4007e4c:	dc400117 	ldw	r17,4(sp)
 4007e50:	dc000017 	ldw	r16,0(sp)
 4007e54:	dec00304 	addi	sp,sp,12
 4007e58:	f800283a 	ret
 4007e5c:	80800017 	ldw	r2,0(r16)
 4007e60:	103ff826 	beq	r2,zero,4007e44 <_close_r+0x34>
 4007e64:	88800015 	stw	r2,0(r17)
 4007e68:	1805883a 	mov	r2,r3
 4007e6c:	dfc00217 	ldw	ra,8(sp)
 4007e70:	dc400117 	ldw	r17,4(sp)
 4007e74:	dc000017 	ldw	r16,0(sp)
 4007e78:	dec00304 	addi	sp,sp,12
 4007e7c:	f800283a 	ret

04007e80 <_fclose_r>:
 4007e80:	defffc04 	addi	sp,sp,-16
 4007e84:	dc400115 	stw	r17,4(sp)
 4007e88:	dc000015 	stw	r16,0(sp)
 4007e8c:	dfc00315 	stw	ra,12(sp)
 4007e90:	dc800215 	stw	r18,8(sp)
 4007e94:	2821883a 	mov	r16,r5
 4007e98:	2023883a 	mov	r17,r4
 4007e9c:	28002926 	beq	r5,zero,4007f44 <_fclose_r+0xc4>
 4007ea0:	40047840 	call	4004784 <__sfp_lock_acquire>
 4007ea4:	88000226 	beq	r17,zero,4007eb0 <_fclose_r+0x30>
 4007ea8:	88800e17 	ldw	r2,56(r17)
 4007eac:	10002d26 	beq	r2,zero,4007f64 <_fclose_r+0xe4>
 4007eb0:	8080030f 	ldh	r2,12(r16)
 4007eb4:	10002226 	beq	r2,zero,4007f40 <_fclose_r+0xc0>
 4007eb8:	8809883a 	mov	r4,r17
 4007ebc:	800b883a 	mov	r5,r16
 4007ec0:	40044fc0 	call	40044fc <_fflush_r>
 4007ec4:	1025883a 	mov	r18,r2
 4007ec8:	80800b17 	ldw	r2,44(r16)
 4007ecc:	10000426 	beq	r2,zero,4007ee0 <_fclose_r+0x60>
 4007ed0:	81400717 	ldw	r5,28(r16)
 4007ed4:	8809883a 	mov	r4,r17
 4007ed8:	103ee83a 	callr	r2
 4007edc:	10002a16 	blt	r2,zero,4007f88 <_fclose_r+0x108>
 4007ee0:	8080030b 	ldhu	r2,12(r16)
 4007ee4:	1080200c 	andi	r2,r2,128
 4007ee8:	1000231e 	bne	r2,zero,4007f78 <_fclose_r+0xf8>
 4007eec:	81400c17 	ldw	r5,48(r16)
 4007ef0:	28000526 	beq	r5,zero,4007f08 <_fclose_r+0x88>
 4007ef4:	80801004 	addi	r2,r16,64
 4007ef8:	28800226 	beq	r5,r2,4007f04 <_fclose_r+0x84>
 4007efc:	8809883a 	mov	r4,r17
 4007f00:	4004b180 	call	4004b18 <_free_r>
 4007f04:	80000c15 	stw	zero,48(r16)
 4007f08:	81401117 	ldw	r5,68(r16)
 4007f0c:	28000326 	beq	r5,zero,4007f1c <_fclose_r+0x9c>
 4007f10:	8809883a 	mov	r4,r17
 4007f14:	4004b180 	call	4004b18 <_free_r>
 4007f18:	80001115 	stw	zero,68(r16)
 4007f1c:	8000030d 	sth	zero,12(r16)
 4007f20:	40047880 	call	4004788 <__sfp_lock_release>
 4007f24:	9005883a 	mov	r2,r18
 4007f28:	dfc00317 	ldw	ra,12(sp)
 4007f2c:	dc800217 	ldw	r18,8(sp)
 4007f30:	dc400117 	ldw	r17,4(sp)
 4007f34:	dc000017 	ldw	r16,0(sp)
 4007f38:	dec00404 	addi	sp,sp,16
 4007f3c:	f800283a 	ret
 4007f40:	40047880 	call	4004788 <__sfp_lock_release>
 4007f44:	0025883a 	mov	r18,zero
 4007f48:	9005883a 	mov	r2,r18
 4007f4c:	dfc00317 	ldw	ra,12(sp)
 4007f50:	dc800217 	ldw	r18,8(sp)
 4007f54:	dc400117 	ldw	r17,4(sp)
 4007f58:	dc000017 	ldw	r16,0(sp)
 4007f5c:	dec00404 	addi	sp,sp,16
 4007f60:	f800283a 	ret
 4007f64:	8809883a 	mov	r4,r17
 4007f68:	40047940 	call	4004794 <__sinit>
 4007f6c:	8080030f 	ldh	r2,12(r16)
 4007f70:	103fd11e 	bne	r2,zero,4007eb8 <_fclose_r+0x38>
 4007f74:	003ff206 	br	4007f40 <_fclose_r+0xc0>
 4007f78:	81400417 	ldw	r5,16(r16)
 4007f7c:	8809883a 	mov	r4,r17
 4007f80:	4004b180 	call	4004b18 <_free_r>
 4007f84:	003fd906 	br	4007eec <_fclose_r+0x6c>
 4007f88:	04bfffc4 	movi	r18,-1
 4007f8c:	003fd406 	br	4007ee0 <_fclose_r+0x60>

04007f90 <fclose>:
 4007f90:	00810074 	movhi	r2,1025
 4007f94:	10838704 	addi	r2,r2,3612
 4007f98:	200b883a 	mov	r5,r4
 4007f9c:	11000017 	ldw	r4,0(r2)
 4007fa0:	4007e801 	jmpi	4007e80 <_fclose_r>

04007fa4 <_fstat_r>:
 4007fa4:	defffd04 	addi	sp,sp,-12
 4007fa8:	dc000015 	stw	r16,0(sp)
 4007fac:	04010074 	movhi	r16,1025
 4007fb0:	840a9b04 	addi	r16,r16,10860
 4007fb4:	dc400115 	stw	r17,4(sp)
 4007fb8:	80000015 	stw	zero,0(r16)
 4007fbc:	2023883a 	mov	r17,r4
 4007fc0:	2809883a 	mov	r4,r5
 4007fc4:	300b883a 	mov	r5,r6
 4007fc8:	dfc00215 	stw	ra,8(sp)
 4007fcc:	400a7300 	call	400a730 <fstat>
 4007fd0:	1007883a 	mov	r3,r2
 4007fd4:	00bfffc4 	movi	r2,-1
 4007fd8:	18800626 	beq	r3,r2,4007ff4 <_fstat_r+0x50>
 4007fdc:	1805883a 	mov	r2,r3
 4007fe0:	dfc00217 	ldw	ra,8(sp)
 4007fe4:	dc400117 	ldw	r17,4(sp)
 4007fe8:	dc000017 	ldw	r16,0(sp)
 4007fec:	dec00304 	addi	sp,sp,12
 4007ff0:	f800283a 	ret
 4007ff4:	80800017 	ldw	r2,0(r16)
 4007ff8:	103ff826 	beq	r2,zero,4007fdc <_fstat_r+0x38>
 4007ffc:	88800015 	stw	r2,0(r17)
 4008000:	1805883a 	mov	r2,r3
 4008004:	dfc00217 	ldw	ra,8(sp)
 4008008:	dc400117 	ldw	r17,4(sp)
 400800c:	dc000017 	ldw	r16,0(sp)
 4008010:	dec00304 	addi	sp,sp,12
 4008014:	f800283a 	ret

04008018 <_isatty_r>:
 4008018:	defffd04 	addi	sp,sp,-12
 400801c:	dc000015 	stw	r16,0(sp)
 4008020:	04010074 	movhi	r16,1025
 4008024:	840a9b04 	addi	r16,r16,10860
 4008028:	dc400115 	stw	r17,4(sp)
 400802c:	80000015 	stw	zero,0(r16)
 4008030:	2023883a 	mov	r17,r4
 4008034:	2809883a 	mov	r4,r5
 4008038:	dfc00215 	stw	ra,8(sp)
 400803c:	400a8640 	call	400a864 <isatty>
 4008040:	1007883a 	mov	r3,r2
 4008044:	00bfffc4 	movi	r2,-1
 4008048:	18800626 	beq	r3,r2,4008064 <_isatty_r+0x4c>
 400804c:	1805883a 	mov	r2,r3
 4008050:	dfc00217 	ldw	ra,8(sp)
 4008054:	dc400117 	ldw	r17,4(sp)
 4008058:	dc000017 	ldw	r16,0(sp)
 400805c:	dec00304 	addi	sp,sp,12
 4008060:	f800283a 	ret
 4008064:	80800017 	ldw	r2,0(r16)
 4008068:	103ff826 	beq	r2,zero,400804c <_isatty_r+0x34>
 400806c:	88800015 	stw	r2,0(r17)
 4008070:	1805883a 	mov	r2,r3
 4008074:	dfc00217 	ldw	ra,8(sp)
 4008078:	dc400117 	ldw	r17,4(sp)
 400807c:	dc000017 	ldw	r16,0(sp)
 4008080:	dec00304 	addi	sp,sp,12
 4008084:	f800283a 	ret

04008088 <_lseek_r>:
 4008088:	defffd04 	addi	sp,sp,-12
 400808c:	dc000015 	stw	r16,0(sp)
 4008090:	04010074 	movhi	r16,1025
 4008094:	840a9b04 	addi	r16,r16,10860
 4008098:	dc400115 	stw	r17,4(sp)
 400809c:	80000015 	stw	zero,0(r16)
 40080a0:	2023883a 	mov	r17,r4
 40080a4:	2809883a 	mov	r4,r5
 40080a8:	300b883a 	mov	r5,r6
 40080ac:	380d883a 	mov	r6,r7
 40080b0:	dfc00215 	stw	ra,8(sp)
 40080b4:	400aa700 	call	400aa70 <lseek>
 40080b8:	1007883a 	mov	r3,r2
 40080bc:	00bfffc4 	movi	r2,-1
 40080c0:	18800626 	beq	r3,r2,40080dc <_lseek_r+0x54>
 40080c4:	1805883a 	mov	r2,r3
 40080c8:	dfc00217 	ldw	ra,8(sp)
 40080cc:	dc400117 	ldw	r17,4(sp)
 40080d0:	dc000017 	ldw	r16,0(sp)
 40080d4:	dec00304 	addi	sp,sp,12
 40080d8:	f800283a 	ret
 40080dc:	80800017 	ldw	r2,0(r16)
 40080e0:	103ff826 	beq	r2,zero,40080c4 <_lseek_r+0x3c>
 40080e4:	88800015 	stw	r2,0(r17)
 40080e8:	1805883a 	mov	r2,r3
 40080ec:	dfc00217 	ldw	ra,8(sp)
 40080f0:	dc400117 	ldw	r17,4(sp)
 40080f4:	dc000017 	ldw	r16,0(sp)
 40080f8:	dec00304 	addi	sp,sp,12
 40080fc:	f800283a 	ret

04008100 <_read_r>:
 4008100:	defffd04 	addi	sp,sp,-12
 4008104:	dc000015 	stw	r16,0(sp)
 4008108:	04010074 	movhi	r16,1025
 400810c:	840a9b04 	addi	r16,r16,10860
 4008110:	dc400115 	stw	r17,4(sp)
 4008114:	80000015 	stw	zero,0(r16)
 4008118:	2023883a 	mov	r17,r4
 400811c:	2809883a 	mov	r4,r5
 4008120:	300b883a 	mov	r5,r6
 4008124:	380d883a 	mov	r6,r7
 4008128:	dfc00215 	stw	ra,8(sp)
 400812c:	400ac6c0 	call	400ac6c <read>
 4008130:	1007883a 	mov	r3,r2
 4008134:	00bfffc4 	movi	r2,-1
 4008138:	18800626 	beq	r3,r2,4008154 <_read_r+0x54>
 400813c:	1805883a 	mov	r2,r3
 4008140:	dfc00217 	ldw	ra,8(sp)
 4008144:	dc400117 	ldw	r17,4(sp)
 4008148:	dc000017 	ldw	r16,0(sp)
 400814c:	dec00304 	addi	sp,sp,12
 4008150:	f800283a 	ret
 4008154:	80800017 	ldw	r2,0(r16)
 4008158:	103ff826 	beq	r2,zero,400813c <_read_r+0x3c>
 400815c:	88800015 	stw	r2,0(r17)
 4008160:	1805883a 	mov	r2,r3
 4008164:	dfc00217 	ldw	ra,8(sp)
 4008168:	dc400117 	ldw	r17,4(sp)
 400816c:	dc000017 	ldw	r16,0(sp)
 4008170:	dec00304 	addi	sp,sp,12
 4008174:	f800283a 	ret

04008178 <__udivdi3>:
 4008178:	defff004 	addi	sp,sp,-64
 400817c:	2005883a 	mov	r2,r4
 4008180:	3011883a 	mov	r8,r6
 4008184:	df000e15 	stw	fp,56(sp)
 4008188:	dd000a15 	stw	r20,40(sp)
 400818c:	dc000615 	stw	r16,24(sp)
 4008190:	dfc00f15 	stw	ra,60(sp)
 4008194:	ddc00d15 	stw	r23,52(sp)
 4008198:	dd800c15 	stw	r22,48(sp)
 400819c:	dd400b15 	stw	r21,44(sp)
 40081a0:	dcc00915 	stw	r19,36(sp)
 40081a4:	dc800815 	stw	r18,32(sp)
 40081a8:	dc400715 	stw	r17,28(sp)
 40081ac:	4021883a 	mov	r16,r8
 40081b0:	1039883a 	mov	fp,r2
 40081b4:	2829883a 	mov	r20,r5
 40081b8:	38003b1e 	bne	r7,zero,40082a8 <__udivdi3+0x130>
 40081bc:	2a005c36 	bltu	r5,r8,4008330 <__udivdi3+0x1b8>
 40081c0:	4000a626 	beq	r8,zero,400845c <__udivdi3+0x2e4>
 40081c4:	00bfffd4 	movui	r2,65535
 40081c8:	14009e36 	bltu	r2,r16,4008444 <__udivdi3+0x2cc>
 40081cc:	00803fc4 	movi	r2,255
 40081d0:	14013d36 	bltu	r2,r16,40086c8 <__udivdi3+0x550>
 40081d4:	000b883a 	mov	r5,zero
 40081d8:	0005883a 	mov	r2,zero
 40081dc:	8084d83a 	srl	r2,r16,r2
 40081e0:	01010074 	movhi	r4,1025
 40081e4:	213c4504 	addi	r4,r4,-3820
 40081e8:	01800804 	movi	r6,32
 40081ec:	1105883a 	add	r2,r2,r4
 40081f0:	10c00003 	ldbu	r3,0(r2)
 40081f4:	28c7883a 	add	r3,r5,r3
 40081f8:	30edc83a 	sub	r22,r6,r3
 40081fc:	b000ee1e 	bne	r22,zero,40085b8 <__udivdi3+0x440>
 4008200:	802ad43a 	srli	r21,r16,16
 4008204:	00800044 	movi	r2,1
 4008208:	a423c83a 	sub	r17,r20,r16
 400820c:	85ffffcc 	andi	r23,r16,65535
 4008210:	d8800315 	stw	r2,12(sp)
 4008214:	8809883a 	mov	r4,r17
 4008218:	a80b883a 	mov	r5,r21
 400821c:	4009f6c0 	call	4009f6c <__udivsi3>
 4008220:	8809883a 	mov	r4,r17
 4008224:	a80b883a 	mov	r5,r21
 4008228:	102d883a 	mov	r22,r2
 400822c:	4009f740 	call	4009f74 <__umodsi3>
 4008230:	1004943a 	slli	r2,r2,16
 4008234:	e006d43a 	srli	r3,fp,16
 4008238:	bda3383a 	mul	r17,r23,r22
 400823c:	10c4b03a 	or	r2,r2,r3
 4008240:	1440042e 	bgeu	r2,r17,4008254 <__udivdi3+0xdc>
 4008244:	1405883a 	add	r2,r2,r16
 4008248:	b5bfffc4 	addi	r22,r22,-1
 400824c:	14000136 	bltu	r2,r16,4008254 <__udivdi3+0xdc>
 4008250:	14413d36 	bltu	r2,r17,4008748 <__udivdi3+0x5d0>
 4008254:	1463c83a 	sub	r17,r2,r17
 4008258:	8809883a 	mov	r4,r17
 400825c:	a80b883a 	mov	r5,r21
 4008260:	4009f6c0 	call	4009f6c <__udivsi3>
 4008264:	8809883a 	mov	r4,r17
 4008268:	a80b883a 	mov	r5,r21
 400826c:	1029883a 	mov	r20,r2
 4008270:	4009f740 	call	4009f74 <__umodsi3>
 4008274:	1004943a 	slli	r2,r2,16
 4008278:	bd09383a 	mul	r4,r23,r20
 400827c:	e0ffffcc 	andi	r3,fp,65535
 4008280:	10c4b03a 	or	r2,r2,r3
 4008284:	1100042e 	bgeu	r2,r4,4008298 <__udivdi3+0x120>
 4008288:	8085883a 	add	r2,r16,r2
 400828c:	a53fffc4 	addi	r20,r20,-1
 4008290:	14000136 	bltu	r2,r16,4008298 <__udivdi3+0x120>
 4008294:	11012036 	bltu	r2,r4,4008718 <__udivdi3+0x5a0>
 4008298:	b004943a 	slli	r2,r22,16
 400829c:	d9000317 	ldw	r4,12(sp)
 40082a0:	a084b03a 	or	r2,r20,r2
 40082a4:	00001506 	br	40082fc <__udivdi3+0x184>
 40082a8:	380d883a 	mov	r6,r7
 40082ac:	29c06236 	bltu	r5,r7,4008438 <__udivdi3+0x2c0>
 40082b0:	00bfffd4 	movui	r2,65535
 40082b4:	11c05a36 	bltu	r2,r7,4008420 <__udivdi3+0x2a8>
 40082b8:	00803fc4 	movi	r2,255
 40082bc:	11c0fc36 	bltu	r2,r7,40086b0 <__udivdi3+0x538>
 40082c0:	000b883a 	mov	r5,zero
 40082c4:	0005883a 	mov	r2,zero
 40082c8:	3084d83a 	srl	r2,r6,r2
 40082cc:	01010074 	movhi	r4,1025
 40082d0:	213c4504 	addi	r4,r4,-3820
 40082d4:	01c00804 	movi	r7,32
 40082d8:	1105883a 	add	r2,r2,r4
 40082dc:	10c00003 	ldbu	r3,0(r2)
 40082e0:	28c7883a 	add	r3,r5,r3
 40082e4:	38efc83a 	sub	r23,r7,r3
 40082e8:	b800691e 	bne	r23,zero,4008490 <__udivdi3+0x318>
 40082ec:	35000136 	bltu	r6,r20,40082f4 <__udivdi3+0x17c>
 40082f0:	e4005136 	bltu	fp,r16,4008438 <__udivdi3+0x2c0>
 40082f4:	00800044 	movi	r2,1
 40082f8:	0009883a 	mov	r4,zero
 40082fc:	2007883a 	mov	r3,r4
 4008300:	dfc00f17 	ldw	ra,60(sp)
 4008304:	df000e17 	ldw	fp,56(sp)
 4008308:	ddc00d17 	ldw	r23,52(sp)
 400830c:	dd800c17 	ldw	r22,48(sp)
 4008310:	dd400b17 	ldw	r21,44(sp)
 4008314:	dd000a17 	ldw	r20,40(sp)
 4008318:	dcc00917 	ldw	r19,36(sp)
 400831c:	dc800817 	ldw	r18,32(sp)
 4008320:	dc400717 	ldw	r17,28(sp)
 4008324:	dc000617 	ldw	r16,24(sp)
 4008328:	dec01004 	addi	sp,sp,64
 400832c:	f800283a 	ret
 4008330:	00bfffd4 	movui	r2,65535
 4008334:	12005036 	bltu	r2,r8,4008478 <__udivdi3+0x300>
 4008338:	00803fc4 	movi	r2,255
 400833c:	1200e836 	bltu	r2,r8,40086e0 <__udivdi3+0x568>
 4008340:	000b883a 	mov	r5,zero
 4008344:	0005883a 	mov	r2,zero
 4008348:	8084d83a 	srl	r2,r16,r2
 400834c:	01010074 	movhi	r4,1025
 4008350:	213c4504 	addi	r4,r4,-3820
 4008354:	01800804 	movi	r6,32
 4008358:	1105883a 	add	r2,r2,r4
 400835c:	10c00003 	ldbu	r3,0(r2)
 4008360:	28c7883a 	add	r3,r5,r3
 4008364:	30cbc83a 	sub	r5,r6,r3
 4008368:	28000626 	beq	r5,zero,4008384 <__udivdi3+0x20c>
 400836c:	3145c83a 	sub	r2,r6,r5
 4008370:	e084d83a 	srl	r2,fp,r2
 4008374:	a146983a 	sll	r3,r20,r5
 4008378:	e178983a 	sll	fp,fp,r5
 400837c:	8160983a 	sll	r16,r16,r5
 4008380:	18a8b03a 	or	r20,r3,r2
 4008384:	802ad43a 	srli	r21,r16,16
 4008388:	a009883a 	mov	r4,r20
 400838c:	85ffffcc 	andi	r23,r16,65535
 4008390:	a80b883a 	mov	r5,r21
 4008394:	4009f6c0 	call	4009f6c <__udivsi3>
 4008398:	a009883a 	mov	r4,r20
 400839c:	a80b883a 	mov	r5,r21
 40083a0:	102d883a 	mov	r22,r2
 40083a4:	4009f740 	call	4009f74 <__umodsi3>
 40083a8:	1004943a 	slli	r2,r2,16
 40083ac:	e006d43a 	srli	r3,fp,16
 40083b0:	bda3383a 	mul	r17,r23,r22
 40083b4:	10c4b03a 	or	r2,r2,r3
 40083b8:	1440042e 	bgeu	r2,r17,40083cc <__udivdi3+0x254>
 40083bc:	1405883a 	add	r2,r2,r16
 40083c0:	b5bfffc4 	addi	r22,r22,-1
 40083c4:	14000136 	bltu	r2,r16,40083cc <__udivdi3+0x254>
 40083c8:	1440d536 	bltu	r2,r17,4008720 <__udivdi3+0x5a8>
 40083cc:	1463c83a 	sub	r17,r2,r17
 40083d0:	8809883a 	mov	r4,r17
 40083d4:	a80b883a 	mov	r5,r21
 40083d8:	4009f6c0 	call	4009f6c <__udivsi3>
 40083dc:	8809883a 	mov	r4,r17
 40083e0:	a80b883a 	mov	r5,r21
 40083e4:	1029883a 	mov	r20,r2
 40083e8:	4009f740 	call	4009f74 <__umodsi3>
 40083ec:	1004943a 	slli	r2,r2,16
 40083f0:	bd09383a 	mul	r4,r23,r20
 40083f4:	e0ffffcc 	andi	r3,fp,65535
 40083f8:	10c4b03a 	or	r2,r2,r3
 40083fc:	1100042e 	bgeu	r2,r4,4008410 <__udivdi3+0x298>
 4008400:	8085883a 	add	r2,r16,r2
 4008404:	a53fffc4 	addi	r20,r20,-1
 4008408:	14000136 	bltu	r2,r16,4008410 <__udivdi3+0x298>
 400840c:	1100c736 	bltu	r2,r4,400872c <__udivdi3+0x5b4>
 4008410:	b004943a 	slli	r2,r22,16
 4008414:	0009883a 	mov	r4,zero
 4008418:	a084b03a 	or	r2,r20,r2
 400841c:	003fb706 	br	40082fc <__udivdi3+0x184>
 4008420:	00804034 	movhi	r2,256
 4008424:	10bfffc4 	addi	r2,r2,-1
 4008428:	11c0a436 	bltu	r2,r7,40086bc <__udivdi3+0x544>
 400842c:	01400404 	movi	r5,16
 4008430:	2805883a 	mov	r2,r5
 4008434:	003fa406 	br	40082c8 <__udivdi3+0x150>
 4008438:	0005883a 	mov	r2,zero
 400843c:	0009883a 	mov	r4,zero
 4008440:	003fae06 	br	40082fc <__udivdi3+0x184>
 4008444:	00804034 	movhi	r2,256
 4008448:	10bfffc4 	addi	r2,r2,-1
 400844c:	1400a136 	bltu	r2,r16,40086d4 <__udivdi3+0x55c>
 4008450:	01400404 	movi	r5,16
 4008454:	2805883a 	mov	r2,r5
 4008458:	003f6006 	br	40081dc <__udivdi3+0x64>
 400845c:	01000044 	movi	r4,1
 4008460:	000b883a 	mov	r5,zero
 4008464:	4009f6c0 	call	4009f6c <__udivsi3>
 4008468:	1021883a 	mov	r16,r2
 400846c:	00bfffd4 	movui	r2,65535
 4008470:	143ff436 	bltu	r2,r16,4008444 <__udivdi3+0x2cc>
 4008474:	003f5506 	br	40081cc <__udivdi3+0x54>
 4008478:	00804034 	movhi	r2,256
 400847c:	10bfffc4 	addi	r2,r2,-1
 4008480:	12009a36 	bltu	r2,r8,40086ec <__udivdi3+0x574>
 4008484:	01400404 	movi	r5,16
 4008488:	2805883a 	mov	r2,r5
 400848c:	003fae06 	br	4008348 <__udivdi3+0x1d0>
 4008490:	3dc5c83a 	sub	r2,r7,r23
 4008494:	35c8983a 	sll	r4,r6,r23
 4008498:	8086d83a 	srl	r3,r16,r2
 400849c:	a0a2d83a 	srl	r17,r20,r2
 40084a0:	e084d83a 	srl	r2,fp,r2
 40084a4:	20eab03a 	or	r21,r4,r3
 40084a8:	a82cd43a 	srli	r22,r21,16
 40084ac:	a5c6983a 	sll	r3,r20,r23
 40084b0:	8809883a 	mov	r4,r17
 40084b4:	b00b883a 	mov	r5,r22
 40084b8:	1886b03a 	or	r3,r3,r2
 40084bc:	d8c00215 	stw	r3,8(sp)
 40084c0:	4009f6c0 	call	4009f6c <__udivsi3>
 40084c4:	8809883a 	mov	r4,r17
 40084c8:	b00b883a 	mov	r5,r22
 40084cc:	1029883a 	mov	r20,r2
 40084d0:	4009f740 	call	4009f74 <__umodsi3>
 40084d4:	a8ffffcc 	andi	r3,r21,65535
 40084d8:	d8c00515 	stw	r3,20(sp)
 40084dc:	d9000217 	ldw	r4,8(sp)
 40084e0:	d9400517 	ldw	r5,20(sp)
 40084e4:	1004943a 	slli	r2,r2,16
 40084e8:	2006d43a 	srli	r3,r4,16
 40084ec:	85e0983a 	sll	r16,r16,r23
 40084f0:	2d23383a 	mul	r17,r5,r20
 40084f4:	10c4b03a 	or	r2,r2,r3
 40084f8:	dc000015 	stw	r16,0(sp)
 40084fc:	1440032e 	bgeu	r2,r17,400850c <__udivdi3+0x394>
 4008500:	1545883a 	add	r2,r2,r21
 4008504:	a53fffc4 	addi	r20,r20,-1
 4008508:	15407f2e 	bgeu	r2,r21,4008708 <__udivdi3+0x590>
 400850c:	1463c83a 	sub	r17,r2,r17
 4008510:	8809883a 	mov	r4,r17
 4008514:	b00b883a 	mov	r5,r22
 4008518:	4009f6c0 	call	4009f6c <__udivsi3>
 400851c:	8809883a 	mov	r4,r17
 4008520:	b00b883a 	mov	r5,r22
 4008524:	1021883a 	mov	r16,r2
 4008528:	4009f740 	call	4009f74 <__umodsi3>
 400852c:	d8c00517 	ldw	r3,20(sp)
 4008530:	d9000217 	ldw	r4,8(sp)
 4008534:	1004943a 	slli	r2,r2,16
 4008538:	1c0f383a 	mul	r7,r3,r16
 400853c:	20ffffcc 	andi	r3,r4,65535
 4008540:	10e2b03a 	or	r17,r2,r3
 4008544:	89c0032e 	bgeu	r17,r7,4008554 <__udivdi3+0x3dc>
 4008548:	8d63883a 	add	r17,r17,r21
 400854c:	843fffc4 	addi	r16,r16,-1
 4008550:	8d40692e 	bgeu	r17,r21,40086f8 <__udivdi3+0x580>
 4008554:	a008943a 	slli	r4,r20,16
 4008558:	d9400017 	ldw	r5,0(sp)
 400855c:	89e3c83a 	sub	r17,r17,r7
 4008560:	8110b03a 	or	r8,r16,r4
 4008564:	280cd43a 	srli	r6,r5,16
 4008568:	28ffffcc 	andi	r3,r5,65535
 400856c:	40bfffcc 	andi	r2,r8,65535
 4008570:	400ad43a 	srli	r5,r8,16
 4008574:	10d3383a 	mul	r9,r2,r3
 4008578:	1185383a 	mul	r2,r2,r6
 400857c:	28c7383a 	mul	r3,r5,r3
 4008580:	4808d43a 	srli	r4,r9,16
 4008584:	298b383a 	mul	r5,r5,r6
 4008588:	10c5883a 	add	r2,r2,r3
 400858c:	2089883a 	add	r4,r4,r2
 4008590:	20c0022e 	bgeu	r4,r3,400859c <__udivdi3+0x424>
 4008594:	00800074 	movhi	r2,1
 4008598:	288b883a 	add	r5,r5,r2
 400859c:	2004d43a 	srli	r2,r4,16
 40085a0:	288b883a 	add	r5,r5,r2
 40085a4:	89403f36 	bltu	r17,r5,40086a4 <__udivdi3+0x52c>
 40085a8:	89403926 	beq	r17,r5,4008690 <__udivdi3+0x518>
 40085ac:	4005883a 	mov	r2,r8
 40085b0:	0009883a 	mov	r4,zero
 40085b4:	003f5106 	br	40082fc <__udivdi3+0x184>
 40085b8:	85a0983a 	sll	r16,r16,r22
 40085bc:	3585c83a 	sub	r2,r6,r22
 40085c0:	a0a2d83a 	srl	r17,r20,r2
 40085c4:	802ad43a 	srli	r21,r16,16
 40085c8:	e084d83a 	srl	r2,fp,r2
 40085cc:	a586983a 	sll	r3,r20,r22
 40085d0:	8809883a 	mov	r4,r17
 40085d4:	a80b883a 	mov	r5,r21
 40085d8:	1886b03a 	or	r3,r3,r2
 40085dc:	d8c00115 	stw	r3,4(sp)
 40085e0:	4009f6c0 	call	4009f6c <__udivsi3>
 40085e4:	8809883a 	mov	r4,r17
 40085e8:	a80b883a 	mov	r5,r21
 40085ec:	d8800415 	stw	r2,16(sp)
 40085f0:	4009f740 	call	4009f74 <__umodsi3>
 40085f4:	d9000117 	ldw	r4,4(sp)
 40085f8:	d9400417 	ldw	r5,16(sp)
 40085fc:	1004943a 	slli	r2,r2,16
 4008600:	85ffffcc 	andi	r23,r16,65535
 4008604:	2006d43a 	srli	r3,r4,16
 4008608:	b963383a 	mul	r17,r23,r5
 400860c:	10c4b03a 	or	r2,r2,r3
 4008610:	1440042e 	bgeu	r2,r17,4008624 <__udivdi3+0x4ac>
 4008614:	297fffc4 	addi	r5,r5,-1
 4008618:	1405883a 	add	r2,r2,r16
 400861c:	d9400415 	stw	r5,16(sp)
 4008620:	1400442e 	bgeu	r2,r16,4008734 <__udivdi3+0x5bc>
 4008624:	1463c83a 	sub	r17,r2,r17
 4008628:	8809883a 	mov	r4,r17
 400862c:	a80b883a 	mov	r5,r21
 4008630:	4009f6c0 	call	4009f6c <__udivsi3>
 4008634:	8809883a 	mov	r4,r17
 4008638:	a80b883a 	mov	r5,r21
 400863c:	1029883a 	mov	r20,r2
 4008640:	4009f740 	call	4009f74 <__umodsi3>
 4008644:	d9400117 	ldw	r5,4(sp)
 4008648:	1004943a 	slli	r2,r2,16
 400864c:	bd09383a 	mul	r4,r23,r20
 4008650:	28ffffcc 	andi	r3,r5,65535
 4008654:	10c6b03a 	or	r3,r2,r3
 4008658:	1900062e 	bgeu	r3,r4,4008674 <__udivdi3+0x4fc>
 400865c:	1c07883a 	add	r3,r3,r16
 4008660:	a53fffc4 	addi	r20,r20,-1
 4008664:	1c000336 	bltu	r3,r16,4008674 <__udivdi3+0x4fc>
 4008668:	1900022e 	bgeu	r3,r4,4008674 <__udivdi3+0x4fc>
 400866c:	a53fffc4 	addi	r20,r20,-1
 4008670:	1c07883a 	add	r3,r3,r16
 4008674:	d9400417 	ldw	r5,16(sp)
 4008678:	e5b8983a 	sll	fp,fp,r22
 400867c:	1923c83a 	sub	r17,r3,r4
 4008680:	2804943a 	slli	r2,r5,16
 4008684:	a0a8b03a 	or	r20,r20,r2
 4008688:	dd000315 	stw	r20,12(sp)
 400868c:	003ee106 	br	4008214 <__udivdi3+0x9c>
 4008690:	2004943a 	slli	r2,r4,16
 4008694:	e5c8983a 	sll	r4,fp,r23
 4008698:	48ffffcc 	andi	r3,r9,65535
 400869c:	10c5883a 	add	r2,r2,r3
 40086a0:	20bfc22e 	bgeu	r4,r2,40085ac <__udivdi3+0x434>
 40086a4:	40bfffc4 	addi	r2,r8,-1
 40086a8:	0009883a 	mov	r4,zero
 40086ac:	003f1306 	br	40082fc <__udivdi3+0x184>
 40086b0:	01400204 	movi	r5,8
 40086b4:	2805883a 	mov	r2,r5
 40086b8:	003f0306 	br	40082c8 <__udivdi3+0x150>
 40086bc:	01400604 	movi	r5,24
 40086c0:	2805883a 	mov	r2,r5
 40086c4:	003f0006 	br	40082c8 <__udivdi3+0x150>
 40086c8:	01400204 	movi	r5,8
 40086cc:	2805883a 	mov	r2,r5
 40086d0:	003ec206 	br	40081dc <__udivdi3+0x64>
 40086d4:	01400604 	movi	r5,24
 40086d8:	2805883a 	mov	r2,r5
 40086dc:	003ebf06 	br	40081dc <__udivdi3+0x64>
 40086e0:	01400204 	movi	r5,8
 40086e4:	2805883a 	mov	r2,r5
 40086e8:	003f1706 	br	4008348 <__udivdi3+0x1d0>
 40086ec:	01400604 	movi	r5,24
 40086f0:	2805883a 	mov	r2,r5
 40086f4:	003f1406 	br	4008348 <__udivdi3+0x1d0>
 40086f8:	89ff962e 	bgeu	r17,r7,4008554 <__udivdi3+0x3dc>
 40086fc:	8d63883a 	add	r17,r17,r21
 4008700:	843fffc4 	addi	r16,r16,-1
 4008704:	003f9306 	br	4008554 <__udivdi3+0x3dc>
 4008708:	147f802e 	bgeu	r2,r17,400850c <__udivdi3+0x394>
 400870c:	a53fffc4 	addi	r20,r20,-1
 4008710:	1545883a 	add	r2,r2,r21
 4008714:	003f7d06 	br	400850c <__udivdi3+0x394>
 4008718:	a53fffc4 	addi	r20,r20,-1
 400871c:	003ede06 	br	4008298 <__udivdi3+0x120>
 4008720:	b5bfffc4 	addi	r22,r22,-1
 4008724:	1405883a 	add	r2,r2,r16
 4008728:	003f2806 	br	40083cc <__udivdi3+0x254>
 400872c:	a53fffc4 	addi	r20,r20,-1
 4008730:	003f3706 	br	4008410 <__udivdi3+0x298>
 4008734:	147fbb2e 	bgeu	r2,r17,4008624 <__udivdi3+0x4ac>
 4008738:	297fffc4 	addi	r5,r5,-1
 400873c:	1405883a 	add	r2,r2,r16
 4008740:	d9400415 	stw	r5,16(sp)
 4008744:	003fb706 	br	4008624 <__udivdi3+0x4ac>
 4008748:	b5bfffc4 	addi	r22,r22,-1
 400874c:	1405883a 	add	r2,r2,r16
 4008750:	003ec006 	br	4008254 <__udivdi3+0xdc>

04008754 <__umoddi3>:
 4008754:	defff104 	addi	sp,sp,-60
 4008758:	dd800b15 	stw	r22,44(sp)
 400875c:	dd000915 	stw	r20,36(sp)
 4008760:	dc000515 	stw	r16,20(sp)
 4008764:	dfc00e15 	stw	ra,56(sp)
 4008768:	df000d15 	stw	fp,52(sp)
 400876c:	ddc00c15 	stw	r23,48(sp)
 4008770:	dd400a15 	stw	r21,40(sp)
 4008774:	dcc00815 	stw	r19,32(sp)
 4008778:	dc800715 	stw	r18,28(sp)
 400877c:	dc400615 	stw	r17,24(sp)
 4008780:	3021883a 	mov	r16,r6
 4008784:	202d883a 	mov	r22,r4
 4008788:	2829883a 	mov	r20,r5
 400878c:	38002b1e 	bne	r7,zero,400883c <__umoddi3+0xe8>
 4008790:	29805036 	bltu	r5,r6,40088d4 <__umoddi3+0x180>
 4008794:	30008a26 	beq	r6,zero,40089c0 <__umoddi3+0x26c>
 4008798:	00bfffd4 	movui	r2,65535
 400879c:	14008236 	bltu	r2,r16,40089a8 <__umoddi3+0x254>
 40087a0:	00803fc4 	movi	r2,255
 40087a4:	14013636 	bltu	r2,r16,4008c80 <__umoddi3+0x52c>
 40087a8:	000b883a 	mov	r5,zero
 40087ac:	0005883a 	mov	r2,zero
 40087b0:	8084d83a 	srl	r2,r16,r2
 40087b4:	01010074 	movhi	r4,1025
 40087b8:	213c4504 	addi	r4,r4,-3820
 40087bc:	01800804 	movi	r6,32
 40087c0:	1105883a 	add	r2,r2,r4
 40087c4:	10c00003 	ldbu	r3,0(r2)
 40087c8:	28c7883a 	add	r3,r5,r3
 40087cc:	30efc83a 	sub	r23,r6,r3
 40087d0:	b800941e 	bne	r23,zero,4008a24 <__umoddi3+0x2d0>
 40087d4:	802ad43a 	srli	r21,r16,16
 40087d8:	a423c83a 	sub	r17,r20,r16
 40087dc:	0039883a 	mov	fp,zero
 40087e0:	853fffcc 	andi	r20,r16,65535
 40087e4:	8809883a 	mov	r4,r17
 40087e8:	a80b883a 	mov	r5,r21
 40087ec:	4009f6c0 	call	4009f6c <__udivsi3>
 40087f0:	8809883a 	mov	r4,r17
 40087f4:	a80b883a 	mov	r5,r21
 40087f8:	a0a3383a 	mul	r17,r20,r2
 40087fc:	4009f740 	call	4009f74 <__umodsi3>
 4008800:	1004943a 	slli	r2,r2,16
 4008804:	b006d43a 	srli	r3,r22,16
 4008808:	10c4b03a 	or	r2,r2,r3
 400880c:	1440032e 	bgeu	r2,r17,400881c <__umoddi3+0xc8>
 4008810:	1405883a 	add	r2,r2,r16
 4008814:	14000136 	bltu	r2,r16,400881c <__umoddi3+0xc8>
 4008818:	14413536 	bltu	r2,r17,4008cf0 <__umoddi3+0x59c>
 400881c:	1463c83a 	sub	r17,r2,r17
 4008820:	8809883a 	mov	r4,r17
 4008824:	a80b883a 	mov	r5,r21
 4008828:	4009f6c0 	call	4009f6c <__udivsi3>
 400882c:	8809883a 	mov	r4,r17
 4008830:	a0a3383a 	mul	r17,r20,r2
 4008834:	a80b883a 	mov	r5,r21
 4008838:	00004d06 	br	4008970 <__umoddi3+0x21c>
 400883c:	380d883a 	mov	r6,r7
 4008840:	29c0102e 	bgeu	r5,r7,4008884 <__umoddi3+0x130>
 4008844:	2011883a 	mov	r8,r4
 4008848:	2813883a 	mov	r9,r5
 400884c:	4005883a 	mov	r2,r8
 4008850:	4807883a 	mov	r3,r9
 4008854:	dfc00e17 	ldw	ra,56(sp)
 4008858:	df000d17 	ldw	fp,52(sp)
 400885c:	ddc00c17 	ldw	r23,48(sp)
 4008860:	dd800b17 	ldw	r22,44(sp)
 4008864:	dd400a17 	ldw	r21,40(sp)
 4008868:	dd000917 	ldw	r20,36(sp)
 400886c:	dcc00817 	ldw	r19,32(sp)
 4008870:	dc800717 	ldw	r18,28(sp)
 4008874:	dc400617 	ldw	r17,24(sp)
 4008878:	dc000517 	ldw	r16,20(sp)
 400887c:	dec00f04 	addi	sp,sp,60
 4008880:	f800283a 	ret
 4008884:	00bfffd4 	movui	r2,65535
 4008888:	11c05a36 	bltu	r2,r7,40089f4 <__umoddi3+0x2a0>
 400888c:	00803fc4 	movi	r2,255
 4008890:	11c0fe36 	bltu	r2,r7,4008c8c <__umoddi3+0x538>
 4008894:	000b883a 	mov	r5,zero
 4008898:	0005883a 	mov	r2,zero
 400889c:	3084d83a 	srl	r2,r6,r2
 40088a0:	01010074 	movhi	r4,1025
 40088a4:	213c4504 	addi	r4,r4,-3820
 40088a8:	01c00804 	movi	r7,32
 40088ac:	1105883a 	add	r2,r2,r4
 40088b0:	10c00003 	ldbu	r3,0(r2)
 40088b4:	28c7883a 	add	r3,r5,r3
 40088b8:	38ebc83a 	sub	r21,r7,r3
 40088bc:	a800851e 	bne	r21,zero,4008ad4 <__umoddi3+0x380>
 40088c0:	35005236 	bltu	r6,r20,4008a0c <__umoddi3+0x2b8>
 40088c4:	b400512e 	bgeu	r22,r16,4008a0c <__umoddi3+0x2b8>
 40088c8:	b011883a 	mov	r8,r22
 40088cc:	a013883a 	mov	r9,r20
 40088d0:	003fde06 	br	400884c <__umoddi3+0xf8>
 40088d4:	00bfffd4 	movui	r2,65535
 40088d8:	11804036 	bltu	r2,r6,40089dc <__umoddi3+0x288>
 40088dc:	00803fc4 	movi	r2,255
 40088e0:	1180ed36 	bltu	r2,r6,4008c98 <__umoddi3+0x544>
 40088e4:	000b883a 	mov	r5,zero
 40088e8:	0005883a 	mov	r2,zero
 40088ec:	8084d83a 	srl	r2,r16,r2
 40088f0:	01010074 	movhi	r4,1025
 40088f4:	213c4504 	addi	r4,r4,-3820
 40088f8:	01800804 	movi	r6,32
 40088fc:	1105883a 	add	r2,r2,r4
 4008900:	10c00003 	ldbu	r3,0(r2)
 4008904:	28c7883a 	add	r3,r5,r3
 4008908:	30c7c83a 	sub	r3,r6,r3
 400890c:	1800bf1e 	bne	r3,zero,4008c0c <__umoddi3+0x4b8>
 4008910:	0039883a 	mov	fp,zero
 4008914:	802ad43a 	srli	r21,r16,16
 4008918:	a009883a 	mov	r4,r20
 400891c:	85ffffcc 	andi	r23,r16,65535
 4008920:	a80b883a 	mov	r5,r21
 4008924:	4009f6c0 	call	4009f6c <__udivsi3>
 4008928:	a009883a 	mov	r4,r20
 400892c:	a80b883a 	mov	r5,r21
 4008930:	b8a3383a 	mul	r17,r23,r2
 4008934:	4009f740 	call	4009f74 <__umodsi3>
 4008938:	1004943a 	slli	r2,r2,16
 400893c:	b006d43a 	srli	r3,r22,16
 4008940:	10c4b03a 	or	r2,r2,r3
 4008944:	1440032e 	bgeu	r2,r17,4008954 <__umoddi3+0x200>
 4008948:	1405883a 	add	r2,r2,r16
 400894c:	14000136 	bltu	r2,r16,4008954 <__umoddi3+0x200>
 4008950:	1440e536 	bltu	r2,r17,4008ce8 <__umoddi3+0x594>
 4008954:	1463c83a 	sub	r17,r2,r17
 4008958:	8809883a 	mov	r4,r17
 400895c:	a80b883a 	mov	r5,r21
 4008960:	4009f6c0 	call	4009f6c <__udivsi3>
 4008964:	8809883a 	mov	r4,r17
 4008968:	b8a3383a 	mul	r17,r23,r2
 400896c:	a80b883a 	mov	r5,r21
 4008970:	4009f740 	call	4009f74 <__umodsi3>
 4008974:	1004943a 	slli	r2,r2,16
 4008978:	b0ffffcc 	andi	r3,r22,65535
 400897c:	10c4b03a 	or	r2,r2,r3
 4008980:	1440042e 	bgeu	r2,r17,4008994 <__umoddi3+0x240>
 4008984:	1405883a 	add	r2,r2,r16
 4008988:	14000236 	bltu	r2,r16,4008994 <__umoddi3+0x240>
 400898c:	1440012e 	bgeu	r2,r17,4008994 <__umoddi3+0x240>
 4008990:	1405883a 	add	r2,r2,r16
 4008994:	1445c83a 	sub	r2,r2,r17
 4008998:	1724d83a 	srl	r18,r2,fp
 400899c:	0013883a 	mov	r9,zero
 40089a0:	9011883a 	mov	r8,r18
 40089a4:	003fa906 	br	400884c <__umoddi3+0xf8>
 40089a8:	00804034 	movhi	r2,256
 40089ac:	10bfffc4 	addi	r2,r2,-1
 40089b0:	1400b036 	bltu	r2,r16,4008c74 <__umoddi3+0x520>
 40089b4:	01400404 	movi	r5,16
 40089b8:	2805883a 	mov	r2,r5
 40089bc:	003f7c06 	br	40087b0 <__umoddi3+0x5c>
 40089c0:	01000044 	movi	r4,1
 40089c4:	000b883a 	mov	r5,zero
 40089c8:	4009f6c0 	call	4009f6c <__udivsi3>
 40089cc:	1021883a 	mov	r16,r2
 40089d0:	00bfffd4 	movui	r2,65535
 40089d4:	143ff436 	bltu	r2,r16,40089a8 <__umoddi3+0x254>
 40089d8:	003f7106 	br	40087a0 <__umoddi3+0x4c>
 40089dc:	00804034 	movhi	r2,256
 40089e0:	10bfffc4 	addi	r2,r2,-1
 40089e4:	1180af36 	bltu	r2,r6,4008ca4 <__umoddi3+0x550>
 40089e8:	01400404 	movi	r5,16
 40089ec:	2805883a 	mov	r2,r5
 40089f0:	003fbe06 	br	40088ec <__umoddi3+0x198>
 40089f4:	00804034 	movhi	r2,256
 40089f8:	10bfffc4 	addi	r2,r2,-1
 40089fc:	11c0ac36 	bltu	r2,r7,4008cb0 <__umoddi3+0x55c>
 4008a00:	01400404 	movi	r5,16
 4008a04:	2805883a 	mov	r2,r5
 4008a08:	003fa406 	br	400889c <__umoddi3+0x148>
 4008a0c:	b409c83a 	sub	r4,r22,r16
 4008a10:	b105803a 	cmpltu	r2,r22,r4
 4008a14:	a187c83a 	sub	r3,r20,r6
 4008a18:	18a9c83a 	sub	r20,r3,r2
 4008a1c:	202d883a 	mov	r22,r4
 4008a20:	003fa906 	br	40088c8 <__umoddi3+0x174>
 4008a24:	85e0983a 	sll	r16,r16,r23
 4008a28:	35c5c83a 	sub	r2,r6,r23
 4008a2c:	a0a2d83a 	srl	r17,r20,r2
 4008a30:	802ad43a 	srli	r21,r16,16
 4008a34:	b084d83a 	srl	r2,r22,r2
 4008a38:	a5c6983a 	sll	r3,r20,r23
 4008a3c:	8809883a 	mov	r4,r17
 4008a40:	a80b883a 	mov	r5,r21
 4008a44:	1886b03a 	or	r3,r3,r2
 4008a48:	d8c00115 	stw	r3,4(sp)
 4008a4c:	853fffcc 	andi	r20,r16,65535
 4008a50:	4009f6c0 	call	4009f6c <__udivsi3>
 4008a54:	8809883a 	mov	r4,r17
 4008a58:	a80b883a 	mov	r5,r21
 4008a5c:	a0a3383a 	mul	r17,r20,r2
 4008a60:	4009f740 	call	4009f74 <__umodsi3>
 4008a64:	d9000117 	ldw	r4,4(sp)
 4008a68:	1004943a 	slli	r2,r2,16
 4008a6c:	b839883a 	mov	fp,r23
 4008a70:	2006d43a 	srli	r3,r4,16
 4008a74:	10c4b03a 	or	r2,r2,r3
 4008a78:	1440022e 	bgeu	r2,r17,4008a84 <__umoddi3+0x330>
 4008a7c:	1405883a 	add	r2,r2,r16
 4008a80:	1400962e 	bgeu	r2,r16,4008cdc <__umoddi3+0x588>
 4008a84:	1463c83a 	sub	r17,r2,r17
 4008a88:	8809883a 	mov	r4,r17
 4008a8c:	a80b883a 	mov	r5,r21
 4008a90:	4009f6c0 	call	4009f6c <__udivsi3>
 4008a94:	8809883a 	mov	r4,r17
 4008a98:	a80b883a 	mov	r5,r21
 4008a9c:	a0a3383a 	mul	r17,r20,r2
 4008aa0:	4009f740 	call	4009f74 <__umodsi3>
 4008aa4:	d9400117 	ldw	r5,4(sp)
 4008aa8:	1004943a 	slli	r2,r2,16
 4008aac:	28ffffcc 	andi	r3,r5,65535
 4008ab0:	10c4b03a 	or	r2,r2,r3
 4008ab4:	1440042e 	bgeu	r2,r17,4008ac8 <__umoddi3+0x374>
 4008ab8:	1405883a 	add	r2,r2,r16
 4008abc:	14000236 	bltu	r2,r16,4008ac8 <__umoddi3+0x374>
 4008ac0:	1440012e 	bgeu	r2,r17,4008ac8 <__umoddi3+0x374>
 4008ac4:	1405883a 	add	r2,r2,r16
 4008ac8:	b5ec983a 	sll	r22,r22,r23
 4008acc:	1463c83a 	sub	r17,r2,r17
 4008ad0:	003f4406 	br	40087e4 <__umoddi3+0x90>
 4008ad4:	3d4fc83a 	sub	r7,r7,r21
 4008ad8:	3546983a 	sll	r3,r6,r21
 4008adc:	81c4d83a 	srl	r2,r16,r7
 4008ae0:	a1e2d83a 	srl	r17,r20,r7
 4008ae4:	a54c983a 	sll	r6,r20,r21
 4008ae8:	18aeb03a 	or	r23,r3,r2
 4008aec:	b828d43a 	srli	r20,r23,16
 4008af0:	b1c4d83a 	srl	r2,r22,r7
 4008af4:	8809883a 	mov	r4,r17
 4008af8:	a00b883a 	mov	r5,r20
 4008afc:	308cb03a 	or	r6,r6,r2
 4008b00:	d9c00315 	stw	r7,12(sp)
 4008b04:	d9800215 	stw	r6,8(sp)
 4008b08:	4009f6c0 	call	4009f6c <__udivsi3>
 4008b0c:	8809883a 	mov	r4,r17
 4008b10:	a00b883a 	mov	r5,r20
 4008b14:	1039883a 	mov	fp,r2
 4008b18:	4009f740 	call	4009f74 <__umodsi3>
 4008b1c:	b8ffffcc 	andi	r3,r23,65535
 4008b20:	d8c00415 	stw	r3,16(sp)
 4008b24:	d9000217 	ldw	r4,8(sp)
 4008b28:	d9400417 	ldw	r5,16(sp)
 4008b2c:	1004943a 	slli	r2,r2,16
 4008b30:	2006d43a 	srli	r3,r4,16
 4008b34:	8560983a 	sll	r16,r16,r21
 4008b38:	2f23383a 	mul	r17,r5,fp
 4008b3c:	10c4b03a 	or	r2,r2,r3
 4008b40:	dc000015 	stw	r16,0(sp)
 4008b44:	b56c983a 	sll	r22,r22,r21
 4008b48:	1440032e 	bgeu	r2,r17,4008b58 <__umoddi3+0x404>
 4008b4c:	15c5883a 	add	r2,r2,r23
 4008b50:	e73fffc4 	addi	fp,fp,-1
 4008b54:	15c05d2e 	bgeu	r2,r23,4008ccc <__umoddi3+0x578>
 4008b58:	1463c83a 	sub	r17,r2,r17
 4008b5c:	8809883a 	mov	r4,r17
 4008b60:	a00b883a 	mov	r5,r20
 4008b64:	4009f6c0 	call	4009f6c <__udivsi3>
 4008b68:	8809883a 	mov	r4,r17
 4008b6c:	a00b883a 	mov	r5,r20
 4008b70:	1021883a 	mov	r16,r2
 4008b74:	4009f740 	call	4009f74 <__umodsi3>
 4008b78:	d8c00417 	ldw	r3,16(sp)
 4008b7c:	d9000217 	ldw	r4,8(sp)
 4008b80:	1004943a 	slli	r2,r2,16
 4008b84:	1c23383a 	mul	r17,r3,r16
 4008b88:	20ffffcc 	andi	r3,r4,65535
 4008b8c:	10ceb03a 	or	r7,r2,r3
 4008b90:	3c40032e 	bgeu	r7,r17,4008ba0 <__umoddi3+0x44c>
 4008b94:	3dcf883a 	add	r7,r7,r23
 4008b98:	843fffc4 	addi	r16,r16,-1
 4008b9c:	3dc0472e 	bgeu	r7,r23,4008cbc <__umoddi3+0x568>
 4008ba0:	e004943a 	slli	r2,fp,16
 4008ba4:	d9400017 	ldw	r5,0(sp)
 4008ba8:	3c4fc83a 	sub	r7,r7,r17
 4008bac:	8084b03a 	or	r2,r16,r2
 4008bb0:	28ffffcc 	andi	r3,r5,65535
 4008bb4:	280cd43a 	srli	r6,r5,16
 4008bb8:	100ad43a 	srli	r5,r2,16
 4008bbc:	10bfffcc 	andi	r2,r2,65535
 4008bc0:	10d1383a 	mul	r8,r2,r3
 4008bc4:	28c7383a 	mul	r3,r5,r3
 4008bc8:	1185383a 	mul	r2,r2,r6
 4008bcc:	4008d43a 	srli	r4,r8,16
 4008bd0:	298b383a 	mul	r5,r5,r6
 4008bd4:	10c5883a 	add	r2,r2,r3
 4008bd8:	2089883a 	add	r4,r4,r2
 4008bdc:	20c0022e 	bgeu	r4,r3,4008be8 <__umoddi3+0x494>
 4008be0:	00800074 	movhi	r2,1
 4008be4:	288b883a 	add	r5,r5,r2
 4008be8:	2004d43a 	srli	r2,r4,16
 4008bec:	2008943a 	slli	r4,r4,16
 4008bf0:	40ffffcc 	andi	r3,r8,65535
 4008bf4:	288b883a 	add	r5,r5,r2
 4008bf8:	20c9883a 	add	r4,r4,r3
 4008bfc:	39400b36 	bltu	r7,r5,4008c2c <__umoddi3+0x4d8>
 4008c00:	39403d26 	beq	r7,r5,4008cf8 <__umoddi3+0x5a4>
 4008c04:	394bc83a 	sub	r5,r7,r5
 4008c08:	00000f06 	br	4008c48 <__umoddi3+0x4f4>
 4008c0c:	30c5c83a 	sub	r2,r6,r3
 4008c10:	1839883a 	mov	fp,r3
 4008c14:	b084d83a 	srl	r2,r22,r2
 4008c18:	a0c6983a 	sll	r3,r20,r3
 4008c1c:	8720983a 	sll	r16,r16,fp
 4008c20:	b72c983a 	sll	r22,r22,fp
 4008c24:	18a8b03a 	or	r20,r3,r2
 4008c28:	003f3a06 	br	4008914 <__umoddi3+0x1c0>
 4008c2c:	d8c00017 	ldw	r3,0(sp)
 4008c30:	20c5c83a 	sub	r2,r4,r3
 4008c34:	2089803a 	cmpltu	r4,r4,r2
 4008c38:	2dc7c83a 	sub	r3,r5,r23
 4008c3c:	1907c83a 	sub	r3,r3,r4
 4008c40:	38cbc83a 	sub	r5,r7,r3
 4008c44:	1009883a 	mov	r4,r2
 4008c48:	b105c83a 	sub	r2,r22,r4
 4008c4c:	b087803a 	cmpltu	r3,r22,r2
 4008c50:	28c7c83a 	sub	r3,r5,r3
 4008c54:	d9400317 	ldw	r5,12(sp)
 4008c58:	1544d83a 	srl	r2,r2,r21
 4008c5c:	1948983a 	sll	r4,r3,r5
 4008c60:	1d46d83a 	srl	r3,r3,r21
 4008c64:	20a4b03a 	or	r18,r4,r2
 4008c68:	9011883a 	mov	r8,r18
 4008c6c:	1813883a 	mov	r9,r3
 4008c70:	003ef606 	br	400884c <__umoddi3+0xf8>
 4008c74:	01400604 	movi	r5,24
 4008c78:	2805883a 	mov	r2,r5
 4008c7c:	003ecc06 	br	40087b0 <__umoddi3+0x5c>
 4008c80:	01400204 	movi	r5,8
 4008c84:	2805883a 	mov	r2,r5
 4008c88:	003ec906 	br	40087b0 <__umoddi3+0x5c>
 4008c8c:	01400204 	movi	r5,8
 4008c90:	2805883a 	mov	r2,r5
 4008c94:	003f0106 	br	400889c <__umoddi3+0x148>
 4008c98:	01400204 	movi	r5,8
 4008c9c:	2805883a 	mov	r2,r5
 4008ca0:	003f1206 	br	40088ec <__umoddi3+0x198>
 4008ca4:	01400604 	movi	r5,24
 4008ca8:	2805883a 	mov	r2,r5
 4008cac:	003f0f06 	br	40088ec <__umoddi3+0x198>
 4008cb0:	01400604 	movi	r5,24
 4008cb4:	2805883a 	mov	r2,r5
 4008cb8:	003ef806 	br	400889c <__umoddi3+0x148>
 4008cbc:	3c7fb82e 	bgeu	r7,r17,4008ba0 <__umoddi3+0x44c>
 4008cc0:	843fffc4 	addi	r16,r16,-1
 4008cc4:	3dcf883a 	add	r7,r7,r23
 4008cc8:	003fb506 	br	4008ba0 <__umoddi3+0x44c>
 4008ccc:	147fa22e 	bgeu	r2,r17,4008b58 <__umoddi3+0x404>
 4008cd0:	e73fffc4 	addi	fp,fp,-1
 4008cd4:	15c5883a 	add	r2,r2,r23
 4008cd8:	003f9f06 	br	4008b58 <__umoddi3+0x404>
 4008cdc:	147f692e 	bgeu	r2,r17,4008a84 <__umoddi3+0x330>
 4008ce0:	1405883a 	add	r2,r2,r16
 4008ce4:	003f6706 	br	4008a84 <__umoddi3+0x330>
 4008ce8:	1405883a 	add	r2,r2,r16
 4008cec:	003f1906 	br	4008954 <__umoddi3+0x200>
 4008cf0:	1405883a 	add	r2,r2,r16
 4008cf4:	003ec906 	br	400881c <__umoddi3+0xc8>
 4008cf8:	b13fcc36 	bltu	r22,r4,4008c2c <__umoddi3+0x4d8>
 4008cfc:	000b883a 	mov	r5,zero
 4008d00:	003fd106 	br	4008c48 <__umoddi3+0x4f4>

04008d04 <_fpadd_parts>:
 4008d04:	defff804 	addi	sp,sp,-32
 4008d08:	dcc00315 	stw	r19,12(sp)
 4008d0c:	2027883a 	mov	r19,r4
 4008d10:	21000017 	ldw	r4,0(r4)
 4008d14:	00c00044 	movi	r3,1
 4008d18:	dd400515 	stw	r21,20(sp)
 4008d1c:	dd000415 	stw	r20,16(sp)
 4008d20:	ddc00715 	stw	r23,28(sp)
 4008d24:	dd800615 	stw	r22,24(sp)
 4008d28:	dc800215 	stw	r18,8(sp)
 4008d2c:	dc400115 	stw	r17,4(sp)
 4008d30:	dc000015 	stw	r16,0(sp)
 4008d34:	282b883a 	mov	r21,r5
 4008d38:	3029883a 	mov	r20,r6
 4008d3c:	1900632e 	bgeu	r3,r4,4008ecc <_fpadd_parts+0x1c8>
 4008d40:	28800017 	ldw	r2,0(r5)
 4008d44:	1880812e 	bgeu	r3,r2,4008f4c <_fpadd_parts+0x248>
 4008d48:	00c00104 	movi	r3,4
 4008d4c:	20c0dc26 	beq	r4,r3,40090c0 <_fpadd_parts+0x3bc>
 4008d50:	10c07e26 	beq	r2,r3,4008f4c <_fpadd_parts+0x248>
 4008d54:	00c00084 	movi	r3,2
 4008d58:	10c06726 	beq	r2,r3,4008ef8 <_fpadd_parts+0x1f4>
 4008d5c:	20c07b26 	beq	r4,r3,4008f4c <_fpadd_parts+0x248>
 4008d60:	9dc00217 	ldw	r23,8(r19)
 4008d64:	28c00217 	ldw	r3,8(r5)
 4008d68:	9c400317 	ldw	r17,12(r19)
 4008d6c:	2bc00317 	ldw	r15,12(r5)
 4008d70:	b8cdc83a 	sub	r6,r23,r3
 4008d74:	9c800417 	ldw	r18,16(r19)
 4008d78:	2c000417 	ldw	r16,16(r5)
 4008d7c:	3009883a 	mov	r4,r6
 4008d80:	30009716 	blt	r6,zero,4008fe0 <_fpadd_parts+0x2dc>
 4008d84:	00800fc4 	movi	r2,63
 4008d88:	11806b16 	blt	r2,r6,4008f38 <_fpadd_parts+0x234>
 4008d8c:	0100a40e 	bge	zero,r4,4009020 <_fpadd_parts+0x31c>
 4008d90:	35bff804 	addi	r22,r6,-32
 4008d94:	b000bc16 	blt	r22,zero,4009088 <_fpadd_parts+0x384>
 4008d98:	8596d83a 	srl	r11,r16,r22
 4008d9c:	0019883a 	mov	r12,zero
 4008da0:	0013883a 	mov	r9,zero
 4008da4:	01000044 	movi	r4,1
 4008da8:	0015883a 	mov	r10,zero
 4008dac:	b000be16 	blt	r22,zero,40090a8 <_fpadd_parts+0x3a4>
 4008db0:	2590983a 	sll	r8,r4,r22
 4008db4:	000f883a 	mov	r7,zero
 4008db8:	00bfffc4 	movi	r2,-1
 4008dbc:	3889883a 	add	r4,r7,r2
 4008dc0:	408b883a 	add	r5,r8,r2
 4008dc4:	21cd803a 	cmpltu	r6,r4,r7
 4008dc8:	314b883a 	add	r5,r6,r5
 4008dcc:	7904703a 	and	r2,r15,r4
 4008dd0:	8146703a 	and	r3,r16,r5
 4008dd4:	10c4b03a 	or	r2,r2,r3
 4008dd8:	10000226 	beq	r2,zero,4008de4 <_fpadd_parts+0xe0>
 4008ddc:	02400044 	movi	r9,1
 4008de0:	0015883a 	mov	r10,zero
 4008de4:	5a5eb03a 	or	r15,r11,r9
 4008de8:	62a0b03a 	or	r16,r12,r10
 4008dec:	99400117 	ldw	r5,4(r19)
 4008df0:	a8800117 	ldw	r2,4(r21)
 4008df4:	28806e26 	beq	r5,r2,4008fb0 <_fpadd_parts+0x2ac>
 4008df8:	28006626 	beq	r5,zero,4008f94 <_fpadd_parts+0x290>
 4008dfc:	7c45c83a 	sub	r2,r15,r17
 4008e00:	7889803a 	cmpltu	r4,r15,r2
 4008e04:	8487c83a 	sub	r3,r16,r18
 4008e08:	1909c83a 	sub	r4,r3,r4
 4008e0c:	100d883a 	mov	r6,r2
 4008e10:	200f883a 	mov	r7,r4
 4008e14:	38007716 	blt	r7,zero,4008ff4 <_fpadd_parts+0x2f0>
 4008e18:	a5c00215 	stw	r23,8(r20)
 4008e1c:	a1c00415 	stw	r7,16(r20)
 4008e20:	a0000115 	stw	zero,4(r20)
 4008e24:	a1800315 	stw	r6,12(r20)
 4008e28:	a2000317 	ldw	r8,12(r20)
 4008e2c:	a2400417 	ldw	r9,16(r20)
 4008e30:	00bfffc4 	movi	r2,-1
 4008e34:	408b883a 	add	r5,r8,r2
 4008e38:	2a09803a 	cmpltu	r4,r5,r8
 4008e3c:	488d883a 	add	r6,r9,r2
 4008e40:	01c40034 	movhi	r7,4096
 4008e44:	39ffffc4 	addi	r7,r7,-1
 4008e48:	218d883a 	add	r6,r4,r6
 4008e4c:	39801736 	bltu	r7,r6,4008eac <_fpadd_parts+0x1a8>
 4008e50:	31c06526 	beq	r6,r7,4008fe8 <_fpadd_parts+0x2e4>
 4008e54:	a3000217 	ldw	r12,8(r20)
 4008e58:	4209883a 	add	r4,r8,r8
 4008e5c:	00bfffc4 	movi	r2,-1
 4008e60:	220f803a 	cmpltu	r7,r4,r8
 4008e64:	4a4b883a 	add	r5,r9,r9
 4008e68:	394f883a 	add	r7,r7,r5
 4008e6c:	2095883a 	add	r10,r4,r2
 4008e70:	3897883a 	add	r11,r7,r2
 4008e74:	510d803a 	cmpltu	r6,r10,r4
 4008e78:	6099883a 	add	r12,r12,r2
 4008e7c:	32d7883a 	add	r11,r6,r11
 4008e80:	00840034 	movhi	r2,4096
 4008e84:	10bfffc4 	addi	r2,r2,-1
 4008e88:	2011883a 	mov	r8,r4
 4008e8c:	3813883a 	mov	r9,r7
 4008e90:	a1000315 	stw	r4,12(r20)
 4008e94:	a1c00415 	stw	r7,16(r20)
 4008e98:	a3000215 	stw	r12,8(r20)
 4008e9c:	12c00336 	bltu	r2,r11,4008eac <_fpadd_parts+0x1a8>
 4008ea0:	58bfed1e 	bne	r11,r2,4008e58 <_fpadd_parts+0x154>
 4008ea4:	00bfff84 	movi	r2,-2
 4008ea8:	12bfeb2e 	bgeu	r2,r10,4008e58 <_fpadd_parts+0x154>
 4008eac:	a2800417 	ldw	r10,16(r20)
 4008eb0:	008000c4 	movi	r2,3
 4008eb4:	00c80034 	movhi	r3,8192
 4008eb8:	18ffffc4 	addi	r3,r3,-1
 4008ebc:	a2400317 	ldw	r9,12(r20)
 4008ec0:	a0800015 	stw	r2,0(r20)
 4008ec4:	1a802336 	bltu	r3,r10,4008f54 <_fpadd_parts+0x250>
 4008ec8:	a027883a 	mov	r19,r20
 4008ecc:	9805883a 	mov	r2,r19
 4008ed0:	ddc00717 	ldw	r23,28(sp)
 4008ed4:	dd800617 	ldw	r22,24(sp)
 4008ed8:	dd400517 	ldw	r21,20(sp)
 4008edc:	dd000417 	ldw	r20,16(sp)
 4008ee0:	dcc00317 	ldw	r19,12(sp)
 4008ee4:	dc800217 	ldw	r18,8(sp)
 4008ee8:	dc400117 	ldw	r17,4(sp)
 4008eec:	dc000017 	ldw	r16,0(sp)
 4008ef0:	dec00804 	addi	sp,sp,32
 4008ef4:	f800283a 	ret
 4008ef8:	20fff41e 	bne	r4,r3,4008ecc <_fpadd_parts+0x1c8>
 4008efc:	31000015 	stw	r4,0(r6)
 4008f00:	98800117 	ldw	r2,4(r19)
 4008f04:	30800115 	stw	r2,4(r6)
 4008f08:	98c00217 	ldw	r3,8(r19)
 4008f0c:	30c00215 	stw	r3,8(r6)
 4008f10:	98800317 	ldw	r2,12(r19)
 4008f14:	30800315 	stw	r2,12(r6)
 4008f18:	98c00417 	ldw	r3,16(r19)
 4008f1c:	30c00415 	stw	r3,16(r6)
 4008f20:	98800117 	ldw	r2,4(r19)
 4008f24:	28c00117 	ldw	r3,4(r5)
 4008f28:	3027883a 	mov	r19,r6
 4008f2c:	10c4703a 	and	r2,r2,r3
 4008f30:	30800115 	stw	r2,4(r6)
 4008f34:	003fe506 	br	4008ecc <_fpadd_parts+0x1c8>
 4008f38:	1dc02616 	blt	r3,r23,4008fd4 <_fpadd_parts+0x2d0>
 4008f3c:	0023883a 	mov	r17,zero
 4008f40:	182f883a 	mov	r23,r3
 4008f44:	0025883a 	mov	r18,zero
 4008f48:	003fa806 	br	4008dec <_fpadd_parts+0xe8>
 4008f4c:	a827883a 	mov	r19,r21
 4008f50:	003fde06 	br	4008ecc <_fpadd_parts+0x1c8>
 4008f54:	01800044 	movi	r6,1
 4008f58:	500497fa 	slli	r2,r10,31
 4008f5c:	4808d07a 	srli	r4,r9,1
 4008f60:	518ad83a 	srl	r5,r10,r6
 4008f64:	a2000217 	ldw	r8,8(r20)
 4008f68:	1108b03a 	or	r4,r2,r4
 4008f6c:	0007883a 	mov	r3,zero
 4008f70:	4984703a 	and	r2,r9,r6
 4008f74:	208cb03a 	or	r6,r4,r2
 4008f78:	28ceb03a 	or	r7,r5,r3
 4008f7c:	42000044 	addi	r8,r8,1
 4008f80:	a027883a 	mov	r19,r20
 4008f84:	a1c00415 	stw	r7,16(r20)
 4008f88:	a2000215 	stw	r8,8(r20)
 4008f8c:	a1800315 	stw	r6,12(r20)
 4008f90:	003fce06 	br	4008ecc <_fpadd_parts+0x1c8>
 4008f94:	8bc5c83a 	sub	r2,r17,r15
 4008f98:	8889803a 	cmpltu	r4,r17,r2
 4008f9c:	9407c83a 	sub	r3,r18,r16
 4008fa0:	1909c83a 	sub	r4,r3,r4
 4008fa4:	100d883a 	mov	r6,r2
 4008fa8:	200f883a 	mov	r7,r4
 4008fac:	003f9906 	br	4008e14 <_fpadd_parts+0x110>
 4008fb0:	7c45883a 	add	r2,r15,r17
 4008fb4:	13c9803a 	cmpltu	r4,r2,r15
 4008fb8:	8487883a 	add	r3,r16,r18
 4008fbc:	20c9883a 	add	r4,r4,r3
 4008fc0:	a1400115 	stw	r5,4(r20)
 4008fc4:	a5c00215 	stw	r23,8(r20)
 4008fc8:	a0800315 	stw	r2,12(r20)
 4008fcc:	a1000415 	stw	r4,16(r20)
 4008fd0:	003fb606 	br	4008eac <_fpadd_parts+0x1a8>
 4008fd4:	001f883a 	mov	r15,zero
 4008fd8:	0021883a 	mov	r16,zero
 4008fdc:	003f8306 	br	4008dec <_fpadd_parts+0xe8>
 4008fe0:	018dc83a 	sub	r6,zero,r6
 4008fe4:	003f6706 	br	4008d84 <_fpadd_parts+0x80>
 4008fe8:	00bfff84 	movi	r2,-2
 4008fec:	117faf36 	bltu	r2,r5,4008eac <_fpadd_parts+0x1a8>
 4008ff0:	003f9806 	br	4008e54 <_fpadd_parts+0x150>
 4008ff4:	0005883a 	mov	r2,zero
 4008ff8:	1189c83a 	sub	r4,r2,r6
 4008ffc:	1105803a 	cmpltu	r2,r2,r4
 4009000:	01cbc83a 	sub	r5,zero,r7
 4009004:	2885c83a 	sub	r2,r5,r2
 4009008:	01800044 	movi	r6,1
 400900c:	a1800115 	stw	r6,4(r20)
 4009010:	a5c00215 	stw	r23,8(r20)
 4009014:	a1000315 	stw	r4,12(r20)
 4009018:	a0800415 	stw	r2,16(r20)
 400901c:	003f8206 	br	4008e28 <_fpadd_parts+0x124>
 4009020:	203f7226 	beq	r4,zero,4008dec <_fpadd_parts+0xe8>
 4009024:	35bff804 	addi	r22,r6,-32
 4009028:	b9af883a 	add	r23,r23,r6
 400902c:	b0003116 	blt	r22,zero,40090f4 <_fpadd_parts+0x3f0>
 4009030:	959ad83a 	srl	r13,r18,r22
 4009034:	001d883a 	mov	r14,zero
 4009038:	000f883a 	mov	r7,zero
 400903c:	01000044 	movi	r4,1
 4009040:	0011883a 	mov	r8,zero
 4009044:	b0002516 	blt	r22,zero,40090dc <_fpadd_parts+0x3d8>
 4009048:	2594983a 	sll	r10,r4,r22
 400904c:	0013883a 	mov	r9,zero
 4009050:	00bfffc4 	movi	r2,-1
 4009054:	4889883a 	add	r4,r9,r2
 4009058:	508b883a 	add	r5,r10,r2
 400905c:	224d803a 	cmpltu	r6,r4,r9
 4009060:	314b883a 	add	r5,r6,r5
 4009064:	8904703a 	and	r2,r17,r4
 4009068:	9146703a 	and	r3,r18,r5
 400906c:	10c4b03a 	or	r2,r2,r3
 4009070:	10000226 	beq	r2,zero,400907c <_fpadd_parts+0x378>
 4009074:	01c00044 	movi	r7,1
 4009078:	0011883a 	mov	r8,zero
 400907c:	69e2b03a 	or	r17,r13,r7
 4009080:	7224b03a 	or	r18,r14,r8
 4009084:	003f5906 	br	4008dec <_fpadd_parts+0xe8>
 4009088:	8407883a 	add	r3,r16,r16
 400908c:	008007c4 	movi	r2,31
 4009090:	1185c83a 	sub	r2,r2,r6
 4009094:	1886983a 	sll	r3,r3,r2
 4009098:	7996d83a 	srl	r11,r15,r6
 400909c:	8198d83a 	srl	r12,r16,r6
 40090a0:	1ad6b03a 	or	r11,r3,r11
 40090a4:	003f3e06 	br	4008da0 <_fpadd_parts+0x9c>
 40090a8:	2006d07a 	srli	r3,r4,1
 40090ac:	008007c4 	movi	r2,31
 40090b0:	1185c83a 	sub	r2,r2,r6
 40090b4:	1890d83a 	srl	r8,r3,r2
 40090b8:	218e983a 	sll	r7,r4,r6
 40090bc:	003f3e06 	br	4008db8 <_fpadd_parts+0xb4>
 40090c0:	113f821e 	bne	r2,r4,4008ecc <_fpadd_parts+0x1c8>
 40090c4:	28c00117 	ldw	r3,4(r5)
 40090c8:	98800117 	ldw	r2,4(r19)
 40090cc:	10ff7f26 	beq	r2,r3,4008ecc <_fpadd_parts+0x1c8>
 40090d0:	04c10074 	movhi	r19,1025
 40090d4:	9cfc4004 	addi	r19,r19,-3840
 40090d8:	003f7c06 	br	4008ecc <_fpadd_parts+0x1c8>
 40090dc:	2006d07a 	srli	r3,r4,1
 40090e0:	008007c4 	movi	r2,31
 40090e4:	1185c83a 	sub	r2,r2,r6
 40090e8:	1894d83a 	srl	r10,r3,r2
 40090ec:	2192983a 	sll	r9,r4,r6
 40090f0:	003fd706 	br	4009050 <_fpadd_parts+0x34c>
 40090f4:	9487883a 	add	r3,r18,r18
 40090f8:	008007c4 	movi	r2,31
 40090fc:	1185c83a 	sub	r2,r2,r6
 4009100:	1886983a 	sll	r3,r3,r2
 4009104:	899ad83a 	srl	r13,r17,r6
 4009108:	919cd83a 	srl	r14,r18,r6
 400910c:	1b5ab03a 	or	r13,r3,r13
 4009110:	003fc906 	br	4009038 <_fpadd_parts+0x334>

04009114 <__subdf3>:
 4009114:	deffea04 	addi	sp,sp,-88
 4009118:	dcc01415 	stw	r19,80(sp)
 400911c:	dcc00404 	addi	r19,sp,16
 4009120:	2011883a 	mov	r8,r4
 4009124:	2813883a 	mov	r9,r5
 4009128:	dc401315 	stw	r17,76(sp)
 400912c:	d809883a 	mov	r4,sp
 4009130:	980b883a 	mov	r5,r19
 4009134:	dc400904 	addi	r17,sp,36
 4009138:	dfc01515 	stw	ra,84(sp)
 400913c:	da400115 	stw	r9,4(sp)
 4009140:	d9c00315 	stw	r7,12(sp)
 4009144:	da000015 	stw	r8,0(sp)
 4009148:	d9800215 	stw	r6,8(sp)
 400914c:	400a3a80 	call	400a3a8 <__unpack_d>
 4009150:	d9000204 	addi	r4,sp,8
 4009154:	880b883a 	mov	r5,r17
 4009158:	400a3a80 	call	400a3a8 <__unpack_d>
 400915c:	d8800a17 	ldw	r2,40(sp)
 4009160:	880b883a 	mov	r5,r17
 4009164:	9809883a 	mov	r4,r19
 4009168:	d9800e04 	addi	r6,sp,56
 400916c:	1080005c 	xori	r2,r2,1
 4009170:	d8800a15 	stw	r2,40(sp)
 4009174:	4008d040 	call	4008d04 <_fpadd_parts>
 4009178:	1009883a 	mov	r4,r2
 400917c:	400a0940 	call	400a094 <__pack_d>
 4009180:	dfc01517 	ldw	ra,84(sp)
 4009184:	dcc01417 	ldw	r19,80(sp)
 4009188:	dc401317 	ldw	r17,76(sp)
 400918c:	dec01604 	addi	sp,sp,88
 4009190:	f800283a 	ret

04009194 <__adddf3>:
 4009194:	deffea04 	addi	sp,sp,-88
 4009198:	dcc01415 	stw	r19,80(sp)
 400919c:	dcc00404 	addi	r19,sp,16
 40091a0:	2011883a 	mov	r8,r4
 40091a4:	2813883a 	mov	r9,r5
 40091a8:	dc401315 	stw	r17,76(sp)
 40091ac:	d809883a 	mov	r4,sp
 40091b0:	980b883a 	mov	r5,r19
 40091b4:	dc400904 	addi	r17,sp,36
 40091b8:	dfc01515 	stw	ra,84(sp)
 40091bc:	da400115 	stw	r9,4(sp)
 40091c0:	d9c00315 	stw	r7,12(sp)
 40091c4:	da000015 	stw	r8,0(sp)
 40091c8:	d9800215 	stw	r6,8(sp)
 40091cc:	400a3a80 	call	400a3a8 <__unpack_d>
 40091d0:	d9000204 	addi	r4,sp,8
 40091d4:	880b883a 	mov	r5,r17
 40091d8:	400a3a80 	call	400a3a8 <__unpack_d>
 40091dc:	d9800e04 	addi	r6,sp,56
 40091e0:	9809883a 	mov	r4,r19
 40091e4:	880b883a 	mov	r5,r17
 40091e8:	4008d040 	call	4008d04 <_fpadd_parts>
 40091ec:	1009883a 	mov	r4,r2
 40091f0:	400a0940 	call	400a094 <__pack_d>
 40091f4:	dfc01517 	ldw	ra,84(sp)
 40091f8:	dcc01417 	ldw	r19,80(sp)
 40091fc:	dc401317 	ldw	r17,76(sp)
 4009200:	dec01604 	addi	sp,sp,88
 4009204:	f800283a 	ret

04009208 <__muldf3>:
 4009208:	deffe004 	addi	sp,sp,-128
 400920c:	dc401815 	stw	r17,96(sp)
 4009210:	dc400404 	addi	r17,sp,16
 4009214:	2011883a 	mov	r8,r4
 4009218:	2813883a 	mov	r9,r5
 400921c:	dc001715 	stw	r16,92(sp)
 4009220:	d809883a 	mov	r4,sp
 4009224:	880b883a 	mov	r5,r17
 4009228:	dc000904 	addi	r16,sp,36
 400922c:	dfc01f15 	stw	ra,124(sp)
 4009230:	da400115 	stw	r9,4(sp)
 4009234:	d9c00315 	stw	r7,12(sp)
 4009238:	da000015 	stw	r8,0(sp)
 400923c:	d9800215 	stw	r6,8(sp)
 4009240:	ddc01e15 	stw	r23,120(sp)
 4009244:	dd801d15 	stw	r22,116(sp)
 4009248:	dd401c15 	stw	r21,112(sp)
 400924c:	dd001b15 	stw	r20,108(sp)
 4009250:	dcc01a15 	stw	r19,104(sp)
 4009254:	dc801915 	stw	r18,100(sp)
 4009258:	400a3a80 	call	400a3a8 <__unpack_d>
 400925c:	d9000204 	addi	r4,sp,8
 4009260:	800b883a 	mov	r5,r16
 4009264:	400a3a80 	call	400a3a8 <__unpack_d>
 4009268:	d9000417 	ldw	r4,16(sp)
 400926c:	00800044 	movi	r2,1
 4009270:	1100102e 	bgeu	r2,r4,40092b4 <__muldf3+0xac>
 4009274:	d8c00917 	ldw	r3,36(sp)
 4009278:	10c0062e 	bgeu	r2,r3,4009294 <__muldf3+0x8c>
 400927c:	00800104 	movi	r2,4
 4009280:	20800a26 	beq	r4,r2,40092ac <__muldf3+0xa4>
 4009284:	1880cc26 	beq	r3,r2,40095b8 <__muldf3+0x3b0>
 4009288:	00800084 	movi	r2,2
 400928c:	20800926 	beq	r4,r2,40092b4 <__muldf3+0xac>
 4009290:	1880191e 	bne	r3,r2,40092f8 <__muldf3+0xf0>
 4009294:	d8c00a17 	ldw	r3,40(sp)
 4009298:	d8800517 	ldw	r2,20(sp)
 400929c:	8009883a 	mov	r4,r16
 40092a0:	10c4c03a 	cmpne	r2,r2,r3
 40092a4:	d8800a15 	stw	r2,40(sp)
 40092a8:	00000706 	br	40092c8 <__muldf3+0xc0>
 40092ac:	00800084 	movi	r2,2
 40092b0:	1880c326 	beq	r3,r2,40095c0 <__muldf3+0x3b8>
 40092b4:	d8800517 	ldw	r2,20(sp)
 40092b8:	d8c00a17 	ldw	r3,40(sp)
 40092bc:	8809883a 	mov	r4,r17
 40092c0:	10c4c03a 	cmpne	r2,r2,r3
 40092c4:	d8800515 	stw	r2,20(sp)
 40092c8:	400a0940 	call	400a094 <__pack_d>
 40092cc:	dfc01f17 	ldw	ra,124(sp)
 40092d0:	ddc01e17 	ldw	r23,120(sp)
 40092d4:	dd801d17 	ldw	r22,116(sp)
 40092d8:	dd401c17 	ldw	r21,112(sp)
 40092dc:	dd001b17 	ldw	r20,108(sp)
 40092e0:	dcc01a17 	ldw	r19,104(sp)
 40092e4:	dc801917 	ldw	r18,100(sp)
 40092e8:	dc401817 	ldw	r17,96(sp)
 40092ec:	dc001717 	ldw	r16,92(sp)
 40092f0:	dec02004 	addi	sp,sp,128
 40092f4:	f800283a 	ret
 40092f8:	dd800717 	ldw	r22,28(sp)
 40092fc:	dc800c17 	ldw	r18,48(sp)
 4009300:	002b883a 	mov	r21,zero
 4009304:	0023883a 	mov	r17,zero
 4009308:	a80b883a 	mov	r5,r21
 400930c:	b00d883a 	mov	r6,r22
 4009310:	880f883a 	mov	r7,r17
 4009314:	ddc00817 	ldw	r23,32(sp)
 4009318:	dcc00d17 	ldw	r19,52(sp)
 400931c:	9009883a 	mov	r4,r18
 4009320:	4009f7c0 	call	4009f7c <__muldi3>
 4009324:	001b883a 	mov	r13,zero
 4009328:	680f883a 	mov	r7,r13
 400932c:	b009883a 	mov	r4,r22
 4009330:	000b883a 	mov	r5,zero
 4009334:	980d883a 	mov	r6,r19
 4009338:	b82d883a 	mov	r22,r23
 400933c:	002f883a 	mov	r23,zero
 4009340:	db401615 	stw	r13,88(sp)
 4009344:	d8801315 	stw	r2,76(sp)
 4009348:	d8c01415 	stw	r3,80(sp)
 400934c:	dcc01515 	stw	r19,84(sp)
 4009350:	4009f7c0 	call	4009f7c <__muldi3>
 4009354:	b00d883a 	mov	r6,r22
 4009358:	000b883a 	mov	r5,zero
 400935c:	9009883a 	mov	r4,r18
 4009360:	b80f883a 	mov	r7,r23
 4009364:	1021883a 	mov	r16,r2
 4009368:	1823883a 	mov	r17,r3
 400936c:	4009f7c0 	call	4009f7c <__muldi3>
 4009370:	8085883a 	add	r2,r16,r2
 4009374:	140d803a 	cmpltu	r6,r2,r16
 4009378:	88c7883a 	add	r3,r17,r3
 400937c:	30cd883a 	add	r6,r6,r3
 4009380:	1029883a 	mov	r20,r2
 4009384:	302b883a 	mov	r21,r6
 4009388:	da801317 	ldw	r10,76(sp)
 400938c:	dac01417 	ldw	r11,80(sp)
 4009390:	db001517 	ldw	r12,84(sp)
 4009394:	db401617 	ldw	r13,88(sp)
 4009398:	3440612e 	bgeu	r6,r17,4009520 <__muldf3+0x318>
 400939c:	0009883a 	mov	r4,zero
 40093a0:	5105883a 	add	r2,r10,r4
 40093a4:	128d803a 	cmpltu	r6,r2,r10
 40093a8:	5d07883a 	add	r3,r11,r20
 40093ac:	30cd883a 	add	r6,r6,r3
 40093b0:	0021883a 	mov	r16,zero
 40093b4:	04400044 	movi	r17,1
 40093b8:	1025883a 	mov	r18,r2
 40093bc:	3027883a 	mov	r19,r6
 40093c0:	32c06236 	bltu	r6,r11,400954c <__muldf3+0x344>
 40093c4:	59807a26 	beq	r11,r6,40095b0 <__muldf3+0x3a8>
 40093c8:	680b883a 	mov	r5,r13
 40093cc:	b80f883a 	mov	r7,r23
 40093d0:	6009883a 	mov	r4,r12
 40093d4:	b00d883a 	mov	r6,r22
 40093d8:	4009f7c0 	call	4009f7c <__muldi3>
 40093dc:	1009883a 	mov	r4,r2
 40093e0:	000f883a 	mov	r7,zero
 40093e4:	1545883a 	add	r2,r2,r21
 40093e8:	1111803a 	cmpltu	r8,r2,r4
 40093ec:	19c7883a 	add	r3,r3,r7
 40093f0:	40c7883a 	add	r3,r8,r3
 40093f4:	88cb883a 	add	r5,r17,r3
 40093f8:	d8c00617 	ldw	r3,24(sp)
 40093fc:	8089883a 	add	r4,r16,r2
 4009400:	d8800b17 	ldw	r2,44(sp)
 4009404:	18c00104 	addi	r3,r3,4
 4009408:	240d803a 	cmpltu	r6,r4,r16
 400940c:	10c7883a 	add	r3,r2,r3
 4009410:	2013883a 	mov	r9,r4
 4009414:	d8800a17 	ldw	r2,40(sp)
 4009418:	d9000517 	ldw	r4,20(sp)
 400941c:	314d883a 	add	r6,r6,r5
 4009420:	3015883a 	mov	r10,r6
 4009424:	2088c03a 	cmpne	r4,r4,r2
 4009428:	00880034 	movhi	r2,8192
 400942c:	10bfffc4 	addi	r2,r2,-1
 4009430:	d9000f15 	stw	r4,60(sp)
 4009434:	d8c01015 	stw	r3,64(sp)
 4009438:	1180162e 	bgeu	r2,r6,4009494 <__muldf3+0x28c>
 400943c:	1811883a 	mov	r8,r3
 4009440:	101f883a 	mov	r15,r2
 4009444:	980497fa 	slli	r2,r19,31
 4009448:	9016d07a 	srli	r11,r18,1
 400944c:	500697fa 	slli	r3,r10,31
 4009450:	480cd07a 	srli	r6,r9,1
 4009454:	500ed07a 	srli	r7,r10,1
 4009458:	12d6b03a 	or	r11,r2,r11
 400945c:	00800044 	movi	r2,1
 4009460:	198cb03a 	or	r6,r3,r6
 4009464:	4888703a 	and	r4,r9,r2
 4009468:	9818d07a 	srli	r12,r19,1
 400946c:	001b883a 	mov	r13,zero
 4009470:	03a00034 	movhi	r14,32768
 4009474:	3013883a 	mov	r9,r6
 4009478:	3815883a 	mov	r10,r7
 400947c:	4091883a 	add	r8,r8,r2
 4009480:	20000226 	beq	r4,zero,400948c <__muldf3+0x284>
 4009484:	5b64b03a 	or	r18,r11,r13
 4009488:	63a6b03a 	or	r19,r12,r14
 400948c:	7abfed36 	bltu	r15,r10,4009444 <__muldf3+0x23c>
 4009490:	da001015 	stw	r8,64(sp)
 4009494:	00840034 	movhi	r2,4096
 4009498:	10bfffc4 	addi	r2,r2,-1
 400949c:	12801436 	bltu	r2,r10,40094f0 <__muldf3+0x2e8>
 40094a0:	da001017 	ldw	r8,64(sp)
 40094a4:	101f883a 	mov	r15,r2
 40094a8:	4a45883a 	add	r2,r9,r9
 40094ac:	124d803a 	cmpltu	r6,r2,r9
 40094b0:	5287883a 	add	r3,r10,r10
 40094b4:	9497883a 	add	r11,r18,r18
 40094b8:	5c8f803a 	cmpltu	r7,r11,r18
 40094bc:	9cd9883a 	add	r12,r19,r19
 40094c0:	01000044 	movi	r4,1
 40094c4:	30cd883a 	add	r6,r6,r3
 40094c8:	3b0f883a 	add	r7,r7,r12
 40094cc:	423fffc4 	addi	r8,r8,-1
 40094d0:	1013883a 	mov	r9,r2
 40094d4:	3015883a 	mov	r10,r6
 40094d8:	111ab03a 	or	r13,r2,r4
 40094dc:	98003016 	blt	r19,zero,40095a0 <__muldf3+0x398>
 40094e0:	5825883a 	mov	r18,r11
 40094e4:	3827883a 	mov	r19,r7
 40094e8:	7abfef2e 	bgeu	r15,r10,40094a8 <__muldf3+0x2a0>
 40094ec:	da001015 	stw	r8,64(sp)
 40094f0:	00803fc4 	movi	r2,255
 40094f4:	488e703a 	and	r7,r9,r2
 40094f8:	00802004 	movi	r2,128
 40094fc:	0007883a 	mov	r3,zero
 4009500:	0011883a 	mov	r8,zero
 4009504:	38801826 	beq	r7,r2,4009568 <__muldf3+0x360>
 4009508:	008000c4 	movi	r2,3
 400950c:	d9000e04 	addi	r4,sp,56
 4009510:	da801215 	stw	r10,72(sp)
 4009514:	d8800e15 	stw	r2,56(sp)
 4009518:	da401115 	stw	r9,68(sp)
 400951c:	003f6a06 	br	40092c8 <__muldf3+0xc0>
 4009520:	89802126 	beq	r17,r6,40095a8 <__muldf3+0x3a0>
 4009524:	0009883a 	mov	r4,zero
 4009528:	5105883a 	add	r2,r10,r4
 400952c:	128d803a 	cmpltu	r6,r2,r10
 4009530:	5d07883a 	add	r3,r11,r20
 4009534:	30cd883a 	add	r6,r6,r3
 4009538:	0021883a 	mov	r16,zero
 400953c:	0023883a 	mov	r17,zero
 4009540:	1025883a 	mov	r18,r2
 4009544:	3027883a 	mov	r19,r6
 4009548:	32ff9e2e 	bgeu	r6,r11,40093c4 <__muldf3+0x1bc>
 400954c:	00800044 	movi	r2,1
 4009550:	8089883a 	add	r4,r16,r2
 4009554:	240d803a 	cmpltu	r6,r4,r16
 4009558:	344d883a 	add	r6,r6,r17
 400955c:	2021883a 	mov	r16,r4
 4009560:	3023883a 	mov	r17,r6
 4009564:	003f9806 	br	40093c8 <__muldf3+0x1c0>
 4009568:	403fe71e 	bne	r8,zero,4009508 <__muldf3+0x300>
 400956c:	01004004 	movi	r4,256
 4009570:	4904703a 	and	r2,r9,r4
 4009574:	10c4b03a 	or	r2,r2,r3
 4009578:	103fe31e 	bne	r2,zero,4009508 <__muldf3+0x300>
 400957c:	94c4b03a 	or	r2,r18,r19
 4009580:	103fe126 	beq	r2,zero,4009508 <__muldf3+0x300>
 4009584:	49c5883a 	add	r2,r9,r7
 4009588:	1251803a 	cmpltu	r8,r2,r9
 400958c:	4291883a 	add	r8,r8,r10
 4009590:	013fc004 	movi	r4,-256
 4009594:	1112703a 	and	r9,r2,r4
 4009598:	4015883a 	mov	r10,r8
 400959c:	003fda06 	br	4009508 <__muldf3+0x300>
 40095a0:	6813883a 	mov	r9,r13
 40095a4:	003fce06 	br	40094e0 <__muldf3+0x2d8>
 40095a8:	143f7c36 	bltu	r2,r16,400939c <__muldf3+0x194>
 40095ac:	003fdd06 	br	4009524 <__muldf3+0x31c>
 40095b0:	12bf852e 	bgeu	r2,r10,40093c8 <__muldf3+0x1c0>
 40095b4:	003fe506 	br	400954c <__muldf3+0x344>
 40095b8:	00800084 	movi	r2,2
 40095bc:	20bf351e 	bne	r4,r2,4009294 <__muldf3+0x8c>
 40095c0:	01010074 	movhi	r4,1025
 40095c4:	213c4004 	addi	r4,r4,-3840
 40095c8:	003f3f06 	br	40092c8 <__muldf3+0xc0>

040095cc <__divdf3>:
 40095cc:	deffed04 	addi	sp,sp,-76
 40095d0:	dcc01115 	stw	r19,68(sp)
 40095d4:	dcc00404 	addi	r19,sp,16
 40095d8:	2011883a 	mov	r8,r4
 40095dc:	2813883a 	mov	r9,r5
 40095e0:	dc000e15 	stw	r16,56(sp)
 40095e4:	d809883a 	mov	r4,sp
 40095e8:	980b883a 	mov	r5,r19
 40095ec:	dc000904 	addi	r16,sp,36
 40095f0:	dfc01215 	stw	ra,72(sp)
 40095f4:	da400115 	stw	r9,4(sp)
 40095f8:	d9c00315 	stw	r7,12(sp)
 40095fc:	da000015 	stw	r8,0(sp)
 4009600:	d9800215 	stw	r6,8(sp)
 4009604:	dc801015 	stw	r18,64(sp)
 4009608:	dc400f15 	stw	r17,60(sp)
 400960c:	400a3a80 	call	400a3a8 <__unpack_d>
 4009610:	d9000204 	addi	r4,sp,8
 4009614:	800b883a 	mov	r5,r16
 4009618:	400a3a80 	call	400a3a8 <__unpack_d>
 400961c:	d9000417 	ldw	r4,16(sp)
 4009620:	00800044 	movi	r2,1
 4009624:	11000b2e 	bgeu	r2,r4,4009654 <__divdf3+0x88>
 4009628:	d9400917 	ldw	r5,36(sp)
 400962c:	1140762e 	bgeu	r2,r5,4009808 <__divdf3+0x23c>
 4009630:	d8800517 	ldw	r2,20(sp)
 4009634:	d8c00a17 	ldw	r3,40(sp)
 4009638:	01800104 	movi	r6,4
 400963c:	10c4f03a 	xor	r2,r2,r3
 4009640:	d8800515 	stw	r2,20(sp)
 4009644:	21800226 	beq	r4,r6,4009650 <__divdf3+0x84>
 4009648:	00800084 	movi	r2,2
 400964c:	2080141e 	bne	r4,r2,40096a0 <__divdf3+0xd4>
 4009650:	29000926 	beq	r5,r4,4009678 <__divdf3+0xac>
 4009654:	9809883a 	mov	r4,r19
 4009658:	400a0940 	call	400a094 <__pack_d>
 400965c:	dfc01217 	ldw	ra,72(sp)
 4009660:	dcc01117 	ldw	r19,68(sp)
 4009664:	dc801017 	ldw	r18,64(sp)
 4009668:	dc400f17 	ldw	r17,60(sp)
 400966c:	dc000e17 	ldw	r16,56(sp)
 4009670:	dec01304 	addi	sp,sp,76
 4009674:	f800283a 	ret
 4009678:	01010074 	movhi	r4,1025
 400967c:	213c4004 	addi	r4,r4,-3840
 4009680:	400a0940 	call	400a094 <__pack_d>
 4009684:	dfc01217 	ldw	ra,72(sp)
 4009688:	dcc01117 	ldw	r19,68(sp)
 400968c:	dc801017 	ldw	r18,64(sp)
 4009690:	dc400f17 	ldw	r17,60(sp)
 4009694:	dc000e17 	ldw	r16,56(sp)
 4009698:	dec01304 	addi	sp,sp,76
 400969c:	f800283a 	ret
 40096a0:	29805b26 	beq	r5,r6,4009810 <__divdf3+0x244>
 40096a4:	28802d26 	beq	r5,r2,400975c <__divdf3+0x190>
 40096a8:	d8c00617 	ldw	r3,24(sp)
 40096ac:	d8800b17 	ldw	r2,44(sp)
 40096b0:	d9c00817 	ldw	r7,32(sp)
 40096b4:	dc400d17 	ldw	r17,52(sp)
 40096b8:	188bc83a 	sub	r5,r3,r2
 40096bc:	d9800717 	ldw	r6,28(sp)
 40096c0:	dc000c17 	ldw	r16,48(sp)
 40096c4:	d9400615 	stw	r5,24(sp)
 40096c8:	3c403836 	bltu	r7,r17,40097ac <__divdf3+0x1e0>
 40096cc:	89c03626 	beq	r17,r7,40097a8 <__divdf3+0x1dc>
 40096d0:	0015883a 	mov	r10,zero
 40096d4:	001d883a 	mov	r14,zero
 40096d8:	02c40034 	movhi	r11,4096
 40096dc:	001f883a 	mov	r15,zero
 40096e0:	003f883a 	mov	ra,zero
 40096e4:	04800f44 	movi	r18,61
 40096e8:	00000f06 	br	4009728 <__divdf3+0x15c>
 40096ec:	601d883a 	mov	r14,r12
 40096f0:	681f883a 	mov	r15,r13
 40096f4:	400d883a 	mov	r6,r8
 40096f8:	100f883a 	mov	r7,r2
 40096fc:	3191883a 	add	r8,r6,r6
 4009700:	5808d07a 	srli	r4,r11,1
 4009704:	4185803a 	cmpltu	r2,r8,r6
 4009708:	39d3883a 	add	r9,r7,r7
 400970c:	28c6b03a 	or	r3,r5,r3
 4009710:	1245883a 	add	r2,r2,r9
 4009714:	1815883a 	mov	r10,r3
 4009718:	2017883a 	mov	r11,r4
 400971c:	400d883a 	mov	r6,r8
 4009720:	100f883a 	mov	r7,r2
 4009724:	fc801726 	beq	ra,r18,4009784 <__divdf3+0x1b8>
 4009728:	580a97fa 	slli	r5,r11,31
 400972c:	5006d07a 	srli	r3,r10,1
 4009730:	ffc00044 	addi	ra,ra,1
 4009734:	3c7ff136 	bltu	r7,r17,40096fc <__divdf3+0x130>
 4009738:	3411c83a 	sub	r8,r6,r16
 400973c:	3205803a 	cmpltu	r2,r6,r8
 4009740:	3c53c83a 	sub	r9,r7,r17
 4009744:	7298b03a 	or	r12,r14,r10
 4009748:	7adab03a 	or	r13,r15,r11
 400974c:	4885c83a 	sub	r2,r9,r2
 4009750:	89ffe61e 	bne	r17,r7,40096ec <__divdf3+0x120>
 4009754:	343fe936 	bltu	r6,r16,40096fc <__divdf3+0x130>
 4009758:	003fe406 	br	40096ec <__divdf3+0x120>
 400975c:	9809883a 	mov	r4,r19
 4009760:	d9800415 	stw	r6,16(sp)
 4009764:	400a0940 	call	400a094 <__pack_d>
 4009768:	dfc01217 	ldw	ra,72(sp)
 400976c:	dcc01117 	ldw	r19,68(sp)
 4009770:	dc801017 	ldw	r18,64(sp)
 4009774:	dc400f17 	ldw	r17,60(sp)
 4009778:	dc000e17 	ldw	r16,56(sp)
 400977c:	dec01304 	addi	sp,sp,76
 4009780:	f800283a 	ret
 4009784:	00803fc4 	movi	r2,255
 4009788:	7090703a 	and	r8,r14,r2
 400978c:	00802004 	movi	r2,128
 4009790:	0007883a 	mov	r3,zero
 4009794:	0013883a 	mov	r9,zero
 4009798:	40800d26 	beq	r8,r2,40097d0 <__divdf3+0x204>
 400979c:	dbc00815 	stw	r15,32(sp)
 40097a0:	db800715 	stw	r14,28(sp)
 40097a4:	003fab06 	br	4009654 <__divdf3+0x88>
 40097a8:	343fc92e 	bgeu	r6,r16,40096d0 <__divdf3+0x104>
 40097ac:	3185883a 	add	r2,r6,r6
 40097b0:	1189803a 	cmpltu	r4,r2,r6
 40097b4:	39c7883a 	add	r3,r7,r7
 40097b8:	20c9883a 	add	r4,r4,r3
 40097bc:	297fffc4 	addi	r5,r5,-1
 40097c0:	100d883a 	mov	r6,r2
 40097c4:	200f883a 	mov	r7,r4
 40097c8:	d9400615 	stw	r5,24(sp)
 40097cc:	003fc006 	br	40096d0 <__divdf3+0x104>
 40097d0:	483ff21e 	bne	r9,zero,400979c <__divdf3+0x1d0>
 40097d4:	01004004 	movi	r4,256
 40097d8:	7104703a 	and	r2,r14,r4
 40097dc:	10c4b03a 	or	r2,r2,r3
 40097e0:	103fee1e 	bne	r2,zero,400979c <__divdf3+0x1d0>
 40097e4:	31c4b03a 	or	r2,r6,r7
 40097e8:	103fec26 	beq	r2,zero,400979c <__divdf3+0x1d0>
 40097ec:	7205883a 	add	r2,r14,r8
 40097f0:	1391803a 	cmpltu	r8,r2,r14
 40097f4:	43d1883a 	add	r8,r8,r15
 40097f8:	013fc004 	movi	r4,-256
 40097fc:	111c703a 	and	r14,r2,r4
 4009800:	401f883a 	mov	r15,r8
 4009804:	003fe506 	br	400979c <__divdf3+0x1d0>
 4009808:	8009883a 	mov	r4,r16
 400980c:	003f9206 	br	4009658 <__divdf3+0x8c>
 4009810:	9809883a 	mov	r4,r19
 4009814:	d8000715 	stw	zero,28(sp)
 4009818:	d8000815 	stw	zero,32(sp)
 400981c:	d8000615 	stw	zero,24(sp)
 4009820:	003f8d06 	br	4009658 <__divdf3+0x8c>

04009824 <__eqdf2>:
 4009824:	deffef04 	addi	sp,sp,-68
 4009828:	dc400f15 	stw	r17,60(sp)
 400982c:	dc400404 	addi	r17,sp,16
 4009830:	2005883a 	mov	r2,r4
 4009834:	2807883a 	mov	r3,r5
 4009838:	dc000e15 	stw	r16,56(sp)
 400983c:	d809883a 	mov	r4,sp
 4009840:	880b883a 	mov	r5,r17
 4009844:	dc000904 	addi	r16,sp,36
 4009848:	d8c00115 	stw	r3,4(sp)
 400984c:	d8800015 	stw	r2,0(sp)
 4009850:	d9800215 	stw	r6,8(sp)
 4009854:	dfc01015 	stw	ra,64(sp)
 4009858:	d9c00315 	stw	r7,12(sp)
 400985c:	400a3a80 	call	400a3a8 <__unpack_d>
 4009860:	d9000204 	addi	r4,sp,8
 4009864:	800b883a 	mov	r5,r16
 4009868:	400a3a80 	call	400a3a8 <__unpack_d>
 400986c:	d8800417 	ldw	r2,16(sp)
 4009870:	00c00044 	movi	r3,1
 4009874:	180d883a 	mov	r6,r3
 4009878:	1880062e 	bgeu	r3,r2,4009894 <__eqdf2+0x70>
 400987c:	d8800917 	ldw	r2,36(sp)
 4009880:	8809883a 	mov	r4,r17
 4009884:	800b883a 	mov	r5,r16
 4009888:	1880022e 	bgeu	r3,r2,4009894 <__eqdf2+0x70>
 400988c:	400a4e00 	call	400a4e0 <__fpcmp_parts_d>
 4009890:	100d883a 	mov	r6,r2
 4009894:	3005883a 	mov	r2,r6
 4009898:	dfc01017 	ldw	ra,64(sp)
 400989c:	dc400f17 	ldw	r17,60(sp)
 40098a0:	dc000e17 	ldw	r16,56(sp)
 40098a4:	dec01104 	addi	sp,sp,68
 40098a8:	f800283a 	ret

040098ac <__nedf2>:
 40098ac:	deffef04 	addi	sp,sp,-68
 40098b0:	dc400f15 	stw	r17,60(sp)
 40098b4:	dc400404 	addi	r17,sp,16
 40098b8:	2005883a 	mov	r2,r4
 40098bc:	2807883a 	mov	r3,r5
 40098c0:	dc000e15 	stw	r16,56(sp)
 40098c4:	d809883a 	mov	r4,sp
 40098c8:	880b883a 	mov	r5,r17
 40098cc:	dc000904 	addi	r16,sp,36
 40098d0:	d8c00115 	stw	r3,4(sp)
 40098d4:	d8800015 	stw	r2,0(sp)
 40098d8:	d9800215 	stw	r6,8(sp)
 40098dc:	dfc01015 	stw	ra,64(sp)
 40098e0:	d9c00315 	stw	r7,12(sp)
 40098e4:	400a3a80 	call	400a3a8 <__unpack_d>
 40098e8:	d9000204 	addi	r4,sp,8
 40098ec:	800b883a 	mov	r5,r16
 40098f0:	400a3a80 	call	400a3a8 <__unpack_d>
 40098f4:	d8800417 	ldw	r2,16(sp)
 40098f8:	00c00044 	movi	r3,1
 40098fc:	180d883a 	mov	r6,r3
 4009900:	1880062e 	bgeu	r3,r2,400991c <__nedf2+0x70>
 4009904:	d8800917 	ldw	r2,36(sp)
 4009908:	8809883a 	mov	r4,r17
 400990c:	800b883a 	mov	r5,r16
 4009910:	1880022e 	bgeu	r3,r2,400991c <__nedf2+0x70>
 4009914:	400a4e00 	call	400a4e0 <__fpcmp_parts_d>
 4009918:	100d883a 	mov	r6,r2
 400991c:	3005883a 	mov	r2,r6
 4009920:	dfc01017 	ldw	ra,64(sp)
 4009924:	dc400f17 	ldw	r17,60(sp)
 4009928:	dc000e17 	ldw	r16,56(sp)
 400992c:	dec01104 	addi	sp,sp,68
 4009930:	f800283a 	ret

04009934 <__gtdf2>:
 4009934:	deffef04 	addi	sp,sp,-68
 4009938:	dc400f15 	stw	r17,60(sp)
 400993c:	dc400404 	addi	r17,sp,16
 4009940:	2005883a 	mov	r2,r4
 4009944:	2807883a 	mov	r3,r5
 4009948:	dc000e15 	stw	r16,56(sp)
 400994c:	d809883a 	mov	r4,sp
 4009950:	880b883a 	mov	r5,r17
 4009954:	dc000904 	addi	r16,sp,36
 4009958:	d8c00115 	stw	r3,4(sp)
 400995c:	d8800015 	stw	r2,0(sp)
 4009960:	d9800215 	stw	r6,8(sp)
 4009964:	dfc01015 	stw	ra,64(sp)
 4009968:	d9c00315 	stw	r7,12(sp)
 400996c:	400a3a80 	call	400a3a8 <__unpack_d>
 4009970:	d9000204 	addi	r4,sp,8
 4009974:	800b883a 	mov	r5,r16
 4009978:	400a3a80 	call	400a3a8 <__unpack_d>
 400997c:	d8800417 	ldw	r2,16(sp)
 4009980:	00c00044 	movi	r3,1
 4009984:	01bfffc4 	movi	r6,-1
 4009988:	1880062e 	bgeu	r3,r2,40099a4 <__gtdf2+0x70>
 400998c:	d8800917 	ldw	r2,36(sp)
 4009990:	8809883a 	mov	r4,r17
 4009994:	800b883a 	mov	r5,r16
 4009998:	1880022e 	bgeu	r3,r2,40099a4 <__gtdf2+0x70>
 400999c:	400a4e00 	call	400a4e0 <__fpcmp_parts_d>
 40099a0:	100d883a 	mov	r6,r2
 40099a4:	3005883a 	mov	r2,r6
 40099a8:	dfc01017 	ldw	ra,64(sp)
 40099ac:	dc400f17 	ldw	r17,60(sp)
 40099b0:	dc000e17 	ldw	r16,56(sp)
 40099b4:	dec01104 	addi	sp,sp,68
 40099b8:	f800283a 	ret

040099bc <__gedf2>:
 40099bc:	deffef04 	addi	sp,sp,-68
 40099c0:	dc400f15 	stw	r17,60(sp)
 40099c4:	dc400404 	addi	r17,sp,16
 40099c8:	2005883a 	mov	r2,r4
 40099cc:	2807883a 	mov	r3,r5
 40099d0:	dc000e15 	stw	r16,56(sp)
 40099d4:	d809883a 	mov	r4,sp
 40099d8:	880b883a 	mov	r5,r17
 40099dc:	dc000904 	addi	r16,sp,36
 40099e0:	d8c00115 	stw	r3,4(sp)
 40099e4:	d8800015 	stw	r2,0(sp)
 40099e8:	d9800215 	stw	r6,8(sp)
 40099ec:	dfc01015 	stw	ra,64(sp)
 40099f0:	d9c00315 	stw	r7,12(sp)
 40099f4:	400a3a80 	call	400a3a8 <__unpack_d>
 40099f8:	d9000204 	addi	r4,sp,8
 40099fc:	800b883a 	mov	r5,r16
 4009a00:	400a3a80 	call	400a3a8 <__unpack_d>
 4009a04:	d8800417 	ldw	r2,16(sp)
 4009a08:	00c00044 	movi	r3,1
 4009a0c:	01bfffc4 	movi	r6,-1
 4009a10:	1880062e 	bgeu	r3,r2,4009a2c <__gedf2+0x70>
 4009a14:	d8800917 	ldw	r2,36(sp)
 4009a18:	8809883a 	mov	r4,r17
 4009a1c:	800b883a 	mov	r5,r16
 4009a20:	1880022e 	bgeu	r3,r2,4009a2c <__gedf2+0x70>
 4009a24:	400a4e00 	call	400a4e0 <__fpcmp_parts_d>
 4009a28:	100d883a 	mov	r6,r2
 4009a2c:	3005883a 	mov	r2,r6
 4009a30:	dfc01017 	ldw	ra,64(sp)
 4009a34:	dc400f17 	ldw	r17,60(sp)
 4009a38:	dc000e17 	ldw	r16,56(sp)
 4009a3c:	dec01104 	addi	sp,sp,68
 4009a40:	f800283a 	ret

04009a44 <__ltdf2>:
 4009a44:	deffef04 	addi	sp,sp,-68
 4009a48:	dc400f15 	stw	r17,60(sp)
 4009a4c:	dc400404 	addi	r17,sp,16
 4009a50:	2005883a 	mov	r2,r4
 4009a54:	2807883a 	mov	r3,r5
 4009a58:	dc000e15 	stw	r16,56(sp)
 4009a5c:	d809883a 	mov	r4,sp
 4009a60:	880b883a 	mov	r5,r17
 4009a64:	dc000904 	addi	r16,sp,36
 4009a68:	d8c00115 	stw	r3,4(sp)
 4009a6c:	d8800015 	stw	r2,0(sp)
 4009a70:	d9800215 	stw	r6,8(sp)
 4009a74:	dfc01015 	stw	ra,64(sp)
 4009a78:	d9c00315 	stw	r7,12(sp)
 4009a7c:	400a3a80 	call	400a3a8 <__unpack_d>
 4009a80:	d9000204 	addi	r4,sp,8
 4009a84:	800b883a 	mov	r5,r16
 4009a88:	400a3a80 	call	400a3a8 <__unpack_d>
 4009a8c:	d8800417 	ldw	r2,16(sp)
 4009a90:	00c00044 	movi	r3,1
 4009a94:	180d883a 	mov	r6,r3
 4009a98:	1880062e 	bgeu	r3,r2,4009ab4 <__ltdf2+0x70>
 4009a9c:	d8800917 	ldw	r2,36(sp)
 4009aa0:	8809883a 	mov	r4,r17
 4009aa4:	800b883a 	mov	r5,r16
 4009aa8:	1880022e 	bgeu	r3,r2,4009ab4 <__ltdf2+0x70>
 4009aac:	400a4e00 	call	400a4e0 <__fpcmp_parts_d>
 4009ab0:	100d883a 	mov	r6,r2
 4009ab4:	3005883a 	mov	r2,r6
 4009ab8:	dfc01017 	ldw	ra,64(sp)
 4009abc:	dc400f17 	ldw	r17,60(sp)
 4009ac0:	dc000e17 	ldw	r16,56(sp)
 4009ac4:	dec01104 	addi	sp,sp,68
 4009ac8:	f800283a 	ret

04009acc <__floatsidf>:
 4009acc:	2006d7fa 	srli	r3,r4,31
 4009ad0:	defff604 	addi	sp,sp,-40
 4009ad4:	008000c4 	movi	r2,3
 4009ad8:	dfc00915 	stw	ra,36(sp)
 4009adc:	dcc00815 	stw	r19,32(sp)
 4009ae0:	dc800715 	stw	r18,28(sp)
 4009ae4:	dc400615 	stw	r17,24(sp)
 4009ae8:	dc000515 	stw	r16,20(sp)
 4009aec:	d8800015 	stw	r2,0(sp)
 4009af0:	d8c00115 	stw	r3,4(sp)
 4009af4:	20000f1e 	bne	r4,zero,4009b34 <__floatsidf+0x68>
 4009af8:	00800084 	movi	r2,2
 4009afc:	d8800015 	stw	r2,0(sp)
 4009b00:	d809883a 	mov	r4,sp
 4009b04:	400a0940 	call	400a094 <__pack_d>
 4009b08:	1009883a 	mov	r4,r2
 4009b0c:	180b883a 	mov	r5,r3
 4009b10:	2005883a 	mov	r2,r4
 4009b14:	2807883a 	mov	r3,r5
 4009b18:	dfc00917 	ldw	ra,36(sp)
 4009b1c:	dcc00817 	ldw	r19,32(sp)
 4009b20:	dc800717 	ldw	r18,28(sp)
 4009b24:	dc400617 	ldw	r17,24(sp)
 4009b28:	dc000517 	ldw	r16,20(sp)
 4009b2c:	dec00a04 	addi	sp,sp,40
 4009b30:	f800283a 	ret
 4009b34:	00800f04 	movi	r2,60
 4009b38:	1807003a 	cmpeq	r3,r3,zero
 4009b3c:	d8800215 	stw	r2,8(sp)
 4009b40:	18001126 	beq	r3,zero,4009b88 <__floatsidf+0xbc>
 4009b44:	0027883a 	mov	r19,zero
 4009b48:	2025883a 	mov	r18,r4
 4009b4c:	d9000315 	stw	r4,12(sp)
 4009b50:	dcc00415 	stw	r19,16(sp)
 4009b54:	400a0140 	call	400a014 <__clzsi2>
 4009b58:	11000744 	addi	r4,r2,29
 4009b5c:	013fe80e 	bge	zero,r4,4009b00 <__floatsidf+0x34>
 4009b60:	10bfff44 	addi	r2,r2,-3
 4009b64:	10000c16 	blt	r2,zero,4009b98 <__floatsidf+0xcc>
 4009b68:	90a2983a 	sll	r17,r18,r2
 4009b6c:	0021883a 	mov	r16,zero
 4009b70:	d8800217 	ldw	r2,8(sp)
 4009b74:	dc400415 	stw	r17,16(sp)
 4009b78:	dc000315 	stw	r16,12(sp)
 4009b7c:	1105c83a 	sub	r2,r2,r4
 4009b80:	d8800215 	stw	r2,8(sp)
 4009b84:	003fde06 	br	4009b00 <__floatsidf+0x34>
 4009b88:	00a00034 	movhi	r2,32768
 4009b8c:	20800a26 	beq	r4,r2,4009bb8 <__floatsidf+0xec>
 4009b90:	0109c83a 	sub	r4,zero,r4
 4009b94:	003feb06 	br	4009b44 <__floatsidf+0x78>
 4009b98:	9006d07a 	srli	r3,r18,1
 4009b9c:	008007c4 	movi	r2,31
 4009ba0:	1105c83a 	sub	r2,r2,r4
 4009ba4:	1886d83a 	srl	r3,r3,r2
 4009ba8:	9922983a 	sll	r17,r19,r4
 4009bac:	9120983a 	sll	r16,r18,r4
 4009bb0:	1c62b03a 	or	r17,r3,r17
 4009bb4:	003fee06 	br	4009b70 <__floatsidf+0xa4>
 4009bb8:	0009883a 	mov	r4,zero
 4009bbc:	01707834 	movhi	r5,49632
 4009bc0:	003fd306 	br	4009b10 <__floatsidf+0x44>

04009bc4 <__fixdfsi>:
 4009bc4:	defff804 	addi	sp,sp,-32
 4009bc8:	2005883a 	mov	r2,r4
 4009bcc:	2807883a 	mov	r3,r5
 4009bd0:	d809883a 	mov	r4,sp
 4009bd4:	d9400204 	addi	r5,sp,8
 4009bd8:	d8c00115 	stw	r3,4(sp)
 4009bdc:	d8800015 	stw	r2,0(sp)
 4009be0:	dfc00715 	stw	ra,28(sp)
 4009be4:	400a3a80 	call	400a3a8 <__unpack_d>
 4009be8:	d8c00217 	ldw	r3,8(sp)
 4009bec:	00800084 	movi	r2,2
 4009bf0:	1880051e 	bne	r3,r2,4009c08 <__fixdfsi+0x44>
 4009bf4:	0007883a 	mov	r3,zero
 4009bf8:	1805883a 	mov	r2,r3
 4009bfc:	dfc00717 	ldw	ra,28(sp)
 4009c00:	dec00804 	addi	sp,sp,32
 4009c04:	f800283a 	ret
 4009c08:	00800044 	movi	r2,1
 4009c0c:	10fff92e 	bgeu	r2,r3,4009bf4 <__fixdfsi+0x30>
 4009c10:	00800104 	movi	r2,4
 4009c14:	18800426 	beq	r3,r2,4009c28 <__fixdfsi+0x64>
 4009c18:	d8c00417 	ldw	r3,16(sp)
 4009c1c:	183ff516 	blt	r3,zero,4009bf4 <__fixdfsi+0x30>
 4009c20:	00800784 	movi	r2,30
 4009c24:	10c0080e 	bge	r2,r3,4009c48 <__fixdfsi+0x84>
 4009c28:	d8800317 	ldw	r2,12(sp)
 4009c2c:	1000121e 	bne	r2,zero,4009c78 <__fixdfsi+0xb4>
 4009c30:	00e00034 	movhi	r3,32768
 4009c34:	18ffffc4 	addi	r3,r3,-1
 4009c38:	1805883a 	mov	r2,r3
 4009c3c:	dfc00717 	ldw	ra,28(sp)
 4009c40:	dec00804 	addi	sp,sp,32
 4009c44:	f800283a 	ret
 4009c48:	00800f04 	movi	r2,60
 4009c4c:	10d1c83a 	sub	r8,r2,r3
 4009c50:	40bff804 	addi	r2,r8,-32
 4009c54:	d9800517 	ldw	r6,20(sp)
 4009c58:	d9c00617 	ldw	r7,24(sp)
 4009c5c:	10000816 	blt	r2,zero,4009c80 <__fixdfsi+0xbc>
 4009c60:	3888d83a 	srl	r4,r7,r2
 4009c64:	d8800317 	ldw	r2,12(sp)
 4009c68:	2007883a 	mov	r3,r4
 4009c6c:	103fe226 	beq	r2,zero,4009bf8 <__fixdfsi+0x34>
 4009c70:	0107c83a 	sub	r3,zero,r4
 4009c74:	003fe006 	br	4009bf8 <__fixdfsi+0x34>
 4009c78:	00e00034 	movhi	r3,32768
 4009c7c:	003fde06 	br	4009bf8 <__fixdfsi+0x34>
 4009c80:	39c7883a 	add	r3,r7,r7
 4009c84:	008007c4 	movi	r2,31
 4009c88:	1205c83a 	sub	r2,r2,r8
 4009c8c:	1886983a 	sll	r3,r3,r2
 4009c90:	3208d83a 	srl	r4,r6,r8
 4009c94:	1908b03a 	or	r4,r3,r4
 4009c98:	003ff206 	br	4009c64 <__fixdfsi+0xa0>

04009c9c <__floatunsidf>:
 4009c9c:	defff204 	addi	sp,sp,-56
 4009ca0:	dfc00d15 	stw	ra,52(sp)
 4009ca4:	ddc00c15 	stw	r23,48(sp)
 4009ca8:	dd800b15 	stw	r22,44(sp)
 4009cac:	dd400a15 	stw	r21,40(sp)
 4009cb0:	dd000915 	stw	r20,36(sp)
 4009cb4:	dcc00815 	stw	r19,32(sp)
 4009cb8:	dc800715 	stw	r18,28(sp)
 4009cbc:	dc400615 	stw	r17,24(sp)
 4009cc0:	dc000515 	stw	r16,20(sp)
 4009cc4:	d8000115 	stw	zero,4(sp)
 4009cc8:	20000f1e 	bne	r4,zero,4009d08 <__floatunsidf+0x6c>
 4009ccc:	00800084 	movi	r2,2
 4009cd0:	d8800015 	stw	r2,0(sp)
 4009cd4:	d809883a 	mov	r4,sp
 4009cd8:	400a0940 	call	400a094 <__pack_d>
 4009cdc:	dfc00d17 	ldw	ra,52(sp)
 4009ce0:	ddc00c17 	ldw	r23,48(sp)
 4009ce4:	dd800b17 	ldw	r22,44(sp)
 4009ce8:	dd400a17 	ldw	r21,40(sp)
 4009cec:	dd000917 	ldw	r20,36(sp)
 4009cf0:	dcc00817 	ldw	r19,32(sp)
 4009cf4:	dc800717 	ldw	r18,28(sp)
 4009cf8:	dc400617 	ldw	r17,24(sp)
 4009cfc:	dc000517 	ldw	r16,20(sp)
 4009d00:	dec00e04 	addi	sp,sp,56
 4009d04:	f800283a 	ret
 4009d08:	008000c4 	movi	r2,3
 4009d0c:	00c00f04 	movi	r3,60
 4009d10:	002f883a 	mov	r23,zero
 4009d14:	202d883a 	mov	r22,r4
 4009d18:	d8800015 	stw	r2,0(sp)
 4009d1c:	d8c00215 	stw	r3,8(sp)
 4009d20:	d9000315 	stw	r4,12(sp)
 4009d24:	ddc00415 	stw	r23,16(sp)
 4009d28:	400a0140 	call	400a014 <__clzsi2>
 4009d2c:	12400744 	addi	r9,r2,29
 4009d30:	48000b16 	blt	r9,zero,4009d60 <__floatunsidf+0xc4>
 4009d34:	483fe726 	beq	r9,zero,4009cd4 <__floatunsidf+0x38>
 4009d38:	10bfff44 	addi	r2,r2,-3
 4009d3c:	10002e16 	blt	r2,zero,4009df8 <__floatunsidf+0x15c>
 4009d40:	b0a2983a 	sll	r17,r22,r2
 4009d44:	0021883a 	mov	r16,zero
 4009d48:	d8800217 	ldw	r2,8(sp)
 4009d4c:	dc400415 	stw	r17,16(sp)
 4009d50:	dc000315 	stw	r16,12(sp)
 4009d54:	1245c83a 	sub	r2,r2,r9
 4009d58:	d8800215 	stw	r2,8(sp)
 4009d5c:	003fdd06 	br	4009cd4 <__floatunsidf+0x38>
 4009d60:	0255c83a 	sub	r10,zero,r9
 4009d64:	51bff804 	addi	r6,r10,-32
 4009d68:	30001b16 	blt	r6,zero,4009dd8 <__floatunsidf+0x13c>
 4009d6c:	b9a8d83a 	srl	r20,r23,r6
 4009d70:	002b883a 	mov	r21,zero
 4009d74:	000f883a 	mov	r7,zero
 4009d78:	01000044 	movi	r4,1
 4009d7c:	0011883a 	mov	r8,zero
 4009d80:	30002516 	blt	r6,zero,4009e18 <__floatunsidf+0x17c>
 4009d84:	21a6983a 	sll	r19,r4,r6
 4009d88:	0025883a 	mov	r18,zero
 4009d8c:	00bfffc4 	movi	r2,-1
 4009d90:	9089883a 	add	r4,r18,r2
 4009d94:	988b883a 	add	r5,r19,r2
 4009d98:	248d803a 	cmpltu	r6,r4,r18
 4009d9c:	314b883a 	add	r5,r6,r5
 4009da0:	b104703a 	and	r2,r22,r4
 4009da4:	b946703a 	and	r3,r23,r5
 4009da8:	10c4b03a 	or	r2,r2,r3
 4009dac:	10000226 	beq	r2,zero,4009db8 <__floatunsidf+0x11c>
 4009db0:	01c00044 	movi	r7,1
 4009db4:	0011883a 	mov	r8,zero
 4009db8:	d9000217 	ldw	r4,8(sp)
 4009dbc:	a1c4b03a 	or	r2,r20,r7
 4009dc0:	aa06b03a 	or	r3,r21,r8
 4009dc4:	2249c83a 	sub	r4,r4,r9
 4009dc8:	d8c00415 	stw	r3,16(sp)
 4009dcc:	d9000215 	stw	r4,8(sp)
 4009dd0:	d8800315 	stw	r2,12(sp)
 4009dd4:	003fbf06 	br	4009cd4 <__floatunsidf+0x38>
 4009dd8:	bdc7883a 	add	r3,r23,r23
 4009ddc:	008007c4 	movi	r2,31
 4009de0:	1285c83a 	sub	r2,r2,r10
 4009de4:	1886983a 	sll	r3,r3,r2
 4009de8:	b2a8d83a 	srl	r20,r22,r10
 4009dec:	baaad83a 	srl	r21,r23,r10
 4009df0:	1d28b03a 	or	r20,r3,r20
 4009df4:	003fdf06 	br	4009d74 <__floatunsidf+0xd8>
 4009df8:	b006d07a 	srli	r3,r22,1
 4009dfc:	008007c4 	movi	r2,31
 4009e00:	1245c83a 	sub	r2,r2,r9
 4009e04:	1886d83a 	srl	r3,r3,r2
 4009e08:	ba62983a 	sll	r17,r23,r9
 4009e0c:	b260983a 	sll	r16,r22,r9
 4009e10:	1c62b03a 	or	r17,r3,r17
 4009e14:	003fcc06 	br	4009d48 <__floatunsidf+0xac>
 4009e18:	2006d07a 	srli	r3,r4,1
 4009e1c:	008007c4 	movi	r2,31
 4009e20:	1285c83a 	sub	r2,r2,r10
 4009e24:	18a6d83a 	srl	r19,r3,r2
 4009e28:	22a4983a 	sll	r18,r4,r10
 4009e2c:	003fd706 	br	4009d8c <__floatunsidf+0xf0>

04009e30 <udivmodsi4>:
 4009e30:	29001b2e 	bgeu	r5,r4,4009ea0 <udivmodsi4+0x70>
 4009e34:	28001a16 	blt	r5,zero,4009ea0 <udivmodsi4+0x70>
 4009e38:	00800044 	movi	r2,1
 4009e3c:	0007883a 	mov	r3,zero
 4009e40:	01c007c4 	movi	r7,31
 4009e44:	00000306 	br	4009e54 <udivmodsi4+0x24>
 4009e48:	19c01326 	beq	r3,r7,4009e98 <udivmodsi4+0x68>
 4009e4c:	18c00044 	addi	r3,r3,1
 4009e50:	28000416 	blt	r5,zero,4009e64 <udivmodsi4+0x34>
 4009e54:	294b883a 	add	r5,r5,r5
 4009e58:	1085883a 	add	r2,r2,r2
 4009e5c:	293ffa36 	bltu	r5,r4,4009e48 <udivmodsi4+0x18>
 4009e60:	10000d26 	beq	r2,zero,4009e98 <udivmodsi4+0x68>
 4009e64:	0007883a 	mov	r3,zero
 4009e68:	21400236 	bltu	r4,r5,4009e74 <udivmodsi4+0x44>
 4009e6c:	2149c83a 	sub	r4,r4,r5
 4009e70:	1886b03a 	or	r3,r3,r2
 4009e74:	1004d07a 	srli	r2,r2,1
 4009e78:	280ad07a 	srli	r5,r5,1
 4009e7c:	103ffa1e 	bne	r2,zero,4009e68 <udivmodsi4+0x38>
 4009e80:	30000226 	beq	r6,zero,4009e8c <udivmodsi4+0x5c>
 4009e84:	2005883a 	mov	r2,r4
 4009e88:	f800283a 	ret
 4009e8c:	1809883a 	mov	r4,r3
 4009e90:	2005883a 	mov	r2,r4
 4009e94:	f800283a 	ret
 4009e98:	0007883a 	mov	r3,zero
 4009e9c:	003ff806 	br	4009e80 <udivmodsi4+0x50>
 4009ea0:	00800044 	movi	r2,1
 4009ea4:	0007883a 	mov	r3,zero
 4009ea8:	003fef06 	br	4009e68 <udivmodsi4+0x38>

04009eac <__divsi3>:
 4009eac:	defffe04 	addi	sp,sp,-8
 4009eb0:	dc000015 	stw	r16,0(sp)
 4009eb4:	dfc00115 	stw	ra,4(sp)
 4009eb8:	0021883a 	mov	r16,zero
 4009ebc:	20000c16 	blt	r4,zero,4009ef0 <__divsi3+0x44>
 4009ec0:	000d883a 	mov	r6,zero
 4009ec4:	28000e16 	blt	r5,zero,4009f00 <__divsi3+0x54>
 4009ec8:	4009e300 	call	4009e30 <udivmodsi4>
 4009ecc:	1007883a 	mov	r3,r2
 4009ed0:	8005003a 	cmpeq	r2,r16,zero
 4009ed4:	1000011e 	bne	r2,zero,4009edc <__divsi3+0x30>
 4009ed8:	00c7c83a 	sub	r3,zero,r3
 4009edc:	1805883a 	mov	r2,r3
 4009ee0:	dfc00117 	ldw	ra,4(sp)
 4009ee4:	dc000017 	ldw	r16,0(sp)
 4009ee8:	dec00204 	addi	sp,sp,8
 4009eec:	f800283a 	ret
 4009ef0:	0109c83a 	sub	r4,zero,r4
 4009ef4:	04000044 	movi	r16,1
 4009ef8:	000d883a 	mov	r6,zero
 4009efc:	283ff20e 	bge	r5,zero,4009ec8 <__divsi3+0x1c>
 4009f00:	014bc83a 	sub	r5,zero,r5
 4009f04:	8021003a 	cmpeq	r16,r16,zero
 4009f08:	003fef06 	br	4009ec8 <__divsi3+0x1c>

04009f0c <__modsi3>:
 4009f0c:	deffff04 	addi	sp,sp,-4
 4009f10:	dfc00015 	stw	ra,0(sp)
 4009f14:	01800044 	movi	r6,1
 4009f18:	2807883a 	mov	r3,r5
 4009f1c:	20000416 	blt	r4,zero,4009f30 <__modsi3+0x24>
 4009f20:	28000c16 	blt	r5,zero,4009f54 <__modsi3+0x48>
 4009f24:	dfc00017 	ldw	ra,0(sp)
 4009f28:	dec00104 	addi	sp,sp,4
 4009f2c:	4009e301 	jmpi	4009e30 <udivmodsi4>
 4009f30:	0109c83a 	sub	r4,zero,r4
 4009f34:	28000b16 	blt	r5,zero,4009f64 <__modsi3+0x58>
 4009f38:	180b883a 	mov	r5,r3
 4009f3c:	01800044 	movi	r6,1
 4009f40:	4009e300 	call	4009e30 <udivmodsi4>
 4009f44:	0085c83a 	sub	r2,zero,r2
 4009f48:	dfc00017 	ldw	ra,0(sp)
 4009f4c:	dec00104 	addi	sp,sp,4
 4009f50:	f800283a 	ret
 4009f54:	014bc83a 	sub	r5,zero,r5
 4009f58:	dfc00017 	ldw	ra,0(sp)
 4009f5c:	dec00104 	addi	sp,sp,4
 4009f60:	4009e301 	jmpi	4009e30 <udivmodsi4>
 4009f64:	0147c83a 	sub	r3,zero,r5
 4009f68:	003ff306 	br	4009f38 <__modsi3+0x2c>

04009f6c <__udivsi3>:
 4009f6c:	000d883a 	mov	r6,zero
 4009f70:	4009e301 	jmpi	4009e30 <udivmodsi4>

04009f74 <__umodsi3>:
 4009f74:	01800044 	movi	r6,1
 4009f78:	4009e301 	jmpi	4009e30 <udivmodsi4>

04009f7c <__muldi3>:
 4009f7c:	2011883a 	mov	r8,r4
 4009f80:	427fffcc 	andi	r9,r8,65535
 4009f84:	4018d43a 	srli	r12,r8,16
 4009f88:	32bfffcc 	andi	r10,r6,65535
 4009f8c:	3016d43a 	srli	r11,r6,16
 4009f90:	4a85383a 	mul	r2,r9,r10
 4009f94:	6295383a 	mul	r10,r12,r10
 4009f98:	4ad3383a 	mul	r9,r9,r11
 4009f9c:	113fffcc 	andi	r4,r2,65535
 4009fa0:	1004d43a 	srli	r2,r2,16
 4009fa4:	4a93883a 	add	r9,r9,r10
 4009fa8:	3807883a 	mov	r3,r7
 4009fac:	1245883a 	add	r2,r2,r9
 4009fb0:	280f883a 	mov	r7,r5
 4009fb4:	180b883a 	mov	r5,r3
 4009fb8:	1006943a 	slli	r3,r2,16
 4009fbc:	defffd04 	addi	sp,sp,-12
 4009fc0:	dc800215 	stw	r18,8(sp)
 4009fc4:	1907883a 	add	r3,r3,r4
 4009fc8:	dc400115 	stw	r17,4(sp)
 4009fcc:	dc000015 	stw	r16,0(sp)
 4009fd0:	4165383a 	mul	r18,r8,r5
 4009fd4:	31e3383a 	mul	r17,r6,r7
 4009fd8:	1012d43a 	srli	r9,r2,16
 4009fdc:	62d9383a 	mul	r12,r12,r11
 4009fe0:	181f883a 	mov	r15,r3
 4009fe4:	1280022e 	bgeu	r2,r10,4009ff0 <__muldi3+0x74>
 4009fe8:	00800074 	movhi	r2,1
 4009fec:	6099883a 	add	r12,r12,r2
 4009ff0:	624d883a 	add	r6,r12,r9
 4009ff4:	9187883a 	add	r3,r18,r6
 4009ff8:	88c7883a 	add	r3,r17,r3
 4009ffc:	7805883a 	mov	r2,r15
 400a000:	dc800217 	ldw	r18,8(sp)
 400a004:	dc400117 	ldw	r17,4(sp)
 400a008:	dc000017 	ldw	r16,0(sp)
 400a00c:	dec00304 	addi	sp,sp,12
 400a010:	f800283a 	ret

0400a014 <__clzsi2>:
 400a014:	00bfffd4 	movui	r2,65535
 400a018:	11000e36 	bltu	r2,r4,400a054 <__clzsi2+0x40>
 400a01c:	00803fc4 	movi	r2,255
 400a020:	01400204 	movi	r5,8
 400a024:	0007883a 	mov	r3,zero
 400a028:	11001036 	bltu	r2,r4,400a06c <__clzsi2+0x58>
 400a02c:	000b883a 	mov	r5,zero
 400a030:	20c6d83a 	srl	r3,r4,r3
 400a034:	00810074 	movhi	r2,1025
 400a038:	10bc4504 	addi	r2,r2,-3820
 400a03c:	1887883a 	add	r3,r3,r2
 400a040:	18800003 	ldbu	r2,0(r3)
 400a044:	00c00804 	movi	r3,32
 400a048:	2885883a 	add	r2,r5,r2
 400a04c:	1885c83a 	sub	r2,r3,r2
 400a050:	f800283a 	ret
 400a054:	01400404 	movi	r5,16
 400a058:	00804034 	movhi	r2,256
 400a05c:	10bfffc4 	addi	r2,r2,-1
 400a060:	2807883a 	mov	r3,r5
 400a064:	113ff22e 	bgeu	r2,r4,400a030 <__clzsi2+0x1c>
 400a068:	01400604 	movi	r5,24
 400a06c:	2807883a 	mov	r3,r5
 400a070:	20c6d83a 	srl	r3,r4,r3
 400a074:	00810074 	movhi	r2,1025
 400a078:	10bc4504 	addi	r2,r2,-3820
 400a07c:	1887883a 	add	r3,r3,r2
 400a080:	18800003 	ldbu	r2,0(r3)
 400a084:	00c00804 	movi	r3,32
 400a088:	2885883a 	add	r2,r5,r2
 400a08c:	1885c83a 	sub	r2,r3,r2
 400a090:	f800283a 	ret

0400a094 <__pack_d>:
 400a094:	20c00017 	ldw	r3,0(r4)
 400a098:	defffd04 	addi	sp,sp,-12
 400a09c:	dc000015 	stw	r16,0(sp)
 400a0a0:	dc800215 	stw	r18,8(sp)
 400a0a4:	dc400115 	stw	r17,4(sp)
 400a0a8:	00800044 	movi	r2,1
 400a0ac:	22000317 	ldw	r8,12(r4)
 400a0b0:	001f883a 	mov	r15,zero
 400a0b4:	22400417 	ldw	r9,16(r4)
 400a0b8:	24000117 	ldw	r16,4(r4)
 400a0bc:	10c0552e 	bgeu	r2,r3,400a214 <__pack_d+0x180>
 400a0c0:	00800104 	movi	r2,4
 400a0c4:	18804f26 	beq	r3,r2,400a204 <__pack_d+0x170>
 400a0c8:	00800084 	movi	r2,2
 400a0cc:	18800226 	beq	r3,r2,400a0d8 <__pack_d+0x44>
 400a0d0:	4244b03a 	or	r2,r8,r9
 400a0d4:	10001a1e 	bne	r2,zero,400a140 <__pack_d+0xac>
 400a0d8:	000d883a 	mov	r6,zero
 400a0dc:	000f883a 	mov	r7,zero
 400a0e0:	0011883a 	mov	r8,zero
 400a0e4:	00800434 	movhi	r2,16
 400a0e8:	10bfffc4 	addi	r2,r2,-1
 400a0ec:	301d883a 	mov	r14,r6
 400a0f0:	3884703a 	and	r2,r7,r2
 400a0f4:	400a953a 	slli	r5,r8,20
 400a0f8:	79bffc2c 	andhi	r6,r15,65520
 400a0fc:	308cb03a 	or	r6,r6,r2
 400a100:	00e00434 	movhi	r3,32784
 400a104:	18ffffc4 	addi	r3,r3,-1
 400a108:	800497fa 	slli	r2,r16,31
 400a10c:	30c6703a 	and	r3,r6,r3
 400a110:	1946b03a 	or	r3,r3,r5
 400a114:	01600034 	movhi	r5,32768
 400a118:	297fffc4 	addi	r5,r5,-1
 400a11c:	194a703a 	and	r5,r3,r5
 400a120:	288ab03a 	or	r5,r5,r2
 400a124:	2807883a 	mov	r3,r5
 400a128:	7005883a 	mov	r2,r14
 400a12c:	dc800217 	ldw	r18,8(sp)
 400a130:	dc400117 	ldw	r17,4(sp)
 400a134:	dc000017 	ldw	r16,0(sp)
 400a138:	dec00304 	addi	sp,sp,12
 400a13c:	f800283a 	ret
 400a140:	21000217 	ldw	r4,8(r4)
 400a144:	00bf0084 	movi	r2,-1022
 400a148:	20803f16 	blt	r4,r2,400a248 <__pack_d+0x1b4>
 400a14c:	0080ffc4 	movi	r2,1023
 400a150:	11002c16 	blt	r2,r4,400a204 <__pack_d+0x170>
 400a154:	00803fc4 	movi	r2,255
 400a158:	408c703a 	and	r6,r8,r2
 400a15c:	00802004 	movi	r2,128
 400a160:	0007883a 	mov	r3,zero
 400a164:	000f883a 	mov	r7,zero
 400a168:	2280ffc4 	addi	r10,r4,1023
 400a16c:	30801e26 	beq	r6,r2,400a1e8 <__pack_d+0x154>
 400a170:	00801fc4 	movi	r2,127
 400a174:	4089883a 	add	r4,r8,r2
 400a178:	220d803a 	cmpltu	r6,r4,r8
 400a17c:	324d883a 	add	r6,r6,r9
 400a180:	2011883a 	mov	r8,r4
 400a184:	3013883a 	mov	r9,r6
 400a188:	00880034 	movhi	r2,8192
 400a18c:	10bfffc4 	addi	r2,r2,-1
 400a190:	12400d36 	bltu	r2,r9,400a1c8 <__pack_d+0x134>
 400a194:	4804963a 	slli	r2,r9,24
 400a198:	400cd23a 	srli	r6,r8,8
 400a19c:	480ed23a 	srli	r7,r9,8
 400a1a0:	013fffc4 	movi	r4,-1
 400a1a4:	118cb03a 	or	r6,r2,r6
 400a1a8:	01400434 	movhi	r5,16
 400a1ac:	297fffc4 	addi	r5,r5,-1
 400a1b0:	3104703a 	and	r2,r6,r4
 400a1b4:	3946703a 	and	r3,r7,r5
 400a1b8:	5201ffcc 	andi	r8,r10,2047
 400a1bc:	100d883a 	mov	r6,r2
 400a1c0:	180f883a 	mov	r7,r3
 400a1c4:	003fc706 	br	400a0e4 <__pack_d+0x50>
 400a1c8:	480897fa 	slli	r4,r9,31
 400a1cc:	4004d07a 	srli	r2,r8,1
 400a1d0:	4806d07a 	srli	r3,r9,1
 400a1d4:	52800044 	addi	r10,r10,1
 400a1d8:	2084b03a 	or	r2,r4,r2
 400a1dc:	1011883a 	mov	r8,r2
 400a1e0:	1813883a 	mov	r9,r3
 400a1e4:	003feb06 	br	400a194 <__pack_d+0x100>
 400a1e8:	383fe11e 	bne	r7,zero,400a170 <__pack_d+0xdc>
 400a1ec:	01004004 	movi	r4,256
 400a1f0:	4104703a 	and	r2,r8,r4
 400a1f4:	10c4b03a 	or	r2,r2,r3
 400a1f8:	103fe326 	beq	r2,zero,400a188 <__pack_d+0xf4>
 400a1fc:	3005883a 	mov	r2,r6
 400a200:	003fdc06 	br	400a174 <__pack_d+0xe0>
 400a204:	000d883a 	mov	r6,zero
 400a208:	000f883a 	mov	r7,zero
 400a20c:	0201ffc4 	movi	r8,2047
 400a210:	003fb406 	br	400a0e4 <__pack_d+0x50>
 400a214:	0005883a 	mov	r2,zero
 400a218:	00c00234 	movhi	r3,8
 400a21c:	408cb03a 	or	r6,r8,r2
 400a220:	48ceb03a 	or	r7,r9,r3
 400a224:	013fffc4 	movi	r4,-1
 400a228:	01400434 	movhi	r5,16
 400a22c:	297fffc4 	addi	r5,r5,-1
 400a230:	3104703a 	and	r2,r6,r4
 400a234:	3946703a 	and	r3,r7,r5
 400a238:	100d883a 	mov	r6,r2
 400a23c:	180f883a 	mov	r7,r3
 400a240:	0201ffc4 	movi	r8,2047
 400a244:	003fa706 	br	400a0e4 <__pack_d+0x50>
 400a248:	1109c83a 	sub	r4,r2,r4
 400a24c:	00800e04 	movi	r2,56
 400a250:	11004316 	blt	r2,r4,400a360 <__pack_d+0x2cc>
 400a254:	21fff804 	addi	r7,r4,-32
 400a258:	38004516 	blt	r7,zero,400a370 <__pack_d+0x2dc>
 400a25c:	49d8d83a 	srl	r12,r9,r7
 400a260:	001b883a 	mov	r13,zero
 400a264:	0023883a 	mov	r17,zero
 400a268:	01400044 	movi	r5,1
 400a26c:	0025883a 	mov	r18,zero
 400a270:	38004716 	blt	r7,zero,400a390 <__pack_d+0x2fc>
 400a274:	29d6983a 	sll	r11,r5,r7
 400a278:	0015883a 	mov	r10,zero
 400a27c:	00bfffc4 	movi	r2,-1
 400a280:	5089883a 	add	r4,r10,r2
 400a284:	588b883a 	add	r5,r11,r2
 400a288:	228d803a 	cmpltu	r6,r4,r10
 400a28c:	314b883a 	add	r5,r6,r5
 400a290:	4104703a 	and	r2,r8,r4
 400a294:	4946703a 	and	r3,r9,r5
 400a298:	10c4b03a 	or	r2,r2,r3
 400a29c:	10000226 	beq	r2,zero,400a2a8 <__pack_d+0x214>
 400a2a0:	04400044 	movi	r17,1
 400a2a4:	0025883a 	mov	r18,zero
 400a2a8:	00803fc4 	movi	r2,255
 400a2ac:	644eb03a 	or	r7,r12,r17
 400a2b0:	3892703a 	and	r9,r7,r2
 400a2b4:	00802004 	movi	r2,128
 400a2b8:	6c90b03a 	or	r8,r13,r18
 400a2bc:	0015883a 	mov	r10,zero
 400a2c0:	48801626 	beq	r9,r2,400a31c <__pack_d+0x288>
 400a2c4:	01001fc4 	movi	r4,127
 400a2c8:	3905883a 	add	r2,r7,r4
 400a2cc:	11cd803a 	cmpltu	r6,r2,r7
 400a2d0:	320d883a 	add	r6,r6,r8
 400a2d4:	100f883a 	mov	r7,r2
 400a2d8:	00840034 	movhi	r2,4096
 400a2dc:	10bfffc4 	addi	r2,r2,-1
 400a2e0:	3011883a 	mov	r8,r6
 400a2e4:	0007883a 	mov	r3,zero
 400a2e8:	11801b36 	bltu	r2,r6,400a358 <__pack_d+0x2c4>
 400a2ec:	4004963a 	slli	r2,r8,24
 400a2f0:	3808d23a 	srli	r4,r7,8
 400a2f4:	400ad23a 	srli	r5,r8,8
 400a2f8:	1813883a 	mov	r9,r3
 400a2fc:	1108b03a 	or	r4,r2,r4
 400a300:	00bfffc4 	movi	r2,-1
 400a304:	00c00434 	movhi	r3,16
 400a308:	18ffffc4 	addi	r3,r3,-1
 400a30c:	208c703a 	and	r6,r4,r2
 400a310:	28ce703a 	and	r7,r5,r3
 400a314:	4a01ffcc 	andi	r8,r9,2047
 400a318:	003f7206 	br	400a0e4 <__pack_d+0x50>
 400a31c:	503fe91e 	bne	r10,zero,400a2c4 <__pack_d+0x230>
 400a320:	01004004 	movi	r4,256
 400a324:	3904703a 	and	r2,r7,r4
 400a328:	0007883a 	mov	r3,zero
 400a32c:	10c4b03a 	or	r2,r2,r3
 400a330:	10000626 	beq	r2,zero,400a34c <__pack_d+0x2b8>
 400a334:	3a45883a 	add	r2,r7,r9
 400a338:	11cd803a 	cmpltu	r6,r2,r7
 400a33c:	320d883a 	add	r6,r6,r8
 400a340:	100f883a 	mov	r7,r2
 400a344:	3011883a 	mov	r8,r6
 400a348:	0007883a 	mov	r3,zero
 400a34c:	00840034 	movhi	r2,4096
 400a350:	10bfffc4 	addi	r2,r2,-1
 400a354:	123fe52e 	bgeu	r2,r8,400a2ec <__pack_d+0x258>
 400a358:	00c00044 	movi	r3,1
 400a35c:	003fe306 	br	400a2ec <__pack_d+0x258>
 400a360:	0009883a 	mov	r4,zero
 400a364:	0013883a 	mov	r9,zero
 400a368:	000b883a 	mov	r5,zero
 400a36c:	003fe406 	br	400a300 <__pack_d+0x26c>
 400a370:	4a47883a 	add	r3,r9,r9
 400a374:	008007c4 	movi	r2,31
 400a378:	1105c83a 	sub	r2,r2,r4
 400a37c:	1886983a 	sll	r3,r3,r2
 400a380:	4118d83a 	srl	r12,r8,r4
 400a384:	491ad83a 	srl	r13,r9,r4
 400a388:	1b18b03a 	or	r12,r3,r12
 400a38c:	003fb506 	br	400a264 <__pack_d+0x1d0>
 400a390:	2806d07a 	srli	r3,r5,1
 400a394:	008007c4 	movi	r2,31
 400a398:	1105c83a 	sub	r2,r2,r4
 400a39c:	1896d83a 	srl	r11,r3,r2
 400a3a0:	2914983a 	sll	r10,r5,r4
 400a3a4:	003fb506 	br	400a27c <__pack_d+0x1e8>

0400a3a8 <__unpack_d>:
 400a3a8:	20c00117 	ldw	r3,4(r4)
 400a3ac:	22400017 	ldw	r9,0(r4)
 400a3b0:	00800434 	movhi	r2,16
 400a3b4:	10bfffc4 	addi	r2,r2,-1
 400a3b8:	1808d53a 	srli	r4,r3,20
 400a3bc:	180cd7fa 	srli	r6,r3,31
 400a3c0:	1894703a 	and	r10,r3,r2
 400a3c4:	2201ffcc 	andi	r8,r4,2047
 400a3c8:	281b883a 	mov	r13,r5
 400a3cc:	4817883a 	mov	r11,r9
 400a3d0:	29800115 	stw	r6,4(r5)
 400a3d4:	5019883a 	mov	r12,r10
 400a3d8:	40001e1e 	bne	r8,zero,400a454 <__unpack_d+0xac>
 400a3dc:	4a84b03a 	or	r2,r9,r10
 400a3e0:	10001926 	beq	r2,zero,400a448 <__unpack_d+0xa0>
 400a3e4:	4804d63a 	srli	r2,r9,24
 400a3e8:	500c923a 	slli	r6,r10,8
 400a3ec:	013f0084 	movi	r4,-1022
 400a3f0:	00c40034 	movhi	r3,4096
 400a3f4:	18ffffc4 	addi	r3,r3,-1
 400a3f8:	118cb03a 	or	r6,r2,r6
 400a3fc:	008000c4 	movi	r2,3
 400a400:	480a923a 	slli	r5,r9,8
 400a404:	68800015 	stw	r2,0(r13)
 400a408:	69000215 	stw	r4,8(r13)
 400a40c:	19800b36 	bltu	r3,r6,400a43c <__unpack_d+0x94>
 400a410:	200f883a 	mov	r7,r4
 400a414:	1811883a 	mov	r8,r3
 400a418:	2945883a 	add	r2,r5,r5
 400a41c:	1149803a 	cmpltu	r4,r2,r5
 400a420:	3187883a 	add	r3,r6,r6
 400a424:	20c9883a 	add	r4,r4,r3
 400a428:	100b883a 	mov	r5,r2
 400a42c:	200d883a 	mov	r6,r4
 400a430:	39ffffc4 	addi	r7,r7,-1
 400a434:	413ff82e 	bgeu	r8,r4,400a418 <__unpack_d+0x70>
 400a438:	69c00215 	stw	r7,8(r13)
 400a43c:	69800415 	stw	r6,16(r13)
 400a440:	69400315 	stw	r5,12(r13)
 400a444:	f800283a 	ret
 400a448:	00800084 	movi	r2,2
 400a44c:	28800015 	stw	r2,0(r5)
 400a450:	f800283a 	ret
 400a454:	0081ffc4 	movi	r2,2047
 400a458:	40800f26 	beq	r8,r2,400a498 <__unpack_d+0xf0>
 400a45c:	480cd63a 	srli	r6,r9,24
 400a460:	5006923a 	slli	r3,r10,8
 400a464:	4804923a 	slli	r2,r9,8
 400a468:	0009883a 	mov	r4,zero
 400a46c:	30c6b03a 	or	r3,r6,r3
 400a470:	01440034 	movhi	r5,4096
 400a474:	110cb03a 	or	r6,r2,r4
 400a478:	423f0044 	addi	r8,r8,-1023
 400a47c:	194eb03a 	or	r7,r3,r5
 400a480:	008000c4 	movi	r2,3
 400a484:	69c00415 	stw	r7,16(r13)
 400a488:	6a000215 	stw	r8,8(r13)
 400a48c:	68800015 	stw	r2,0(r13)
 400a490:	69800315 	stw	r6,12(r13)
 400a494:	f800283a 	ret
 400a498:	4a84b03a 	or	r2,r9,r10
 400a49c:	1000031e 	bne	r2,zero,400a4ac <__unpack_d+0x104>
 400a4a0:	00800104 	movi	r2,4
 400a4a4:	28800015 	stw	r2,0(r5)
 400a4a8:	f800283a 	ret
 400a4ac:	0009883a 	mov	r4,zero
 400a4b0:	01400234 	movhi	r5,8
 400a4b4:	4904703a 	and	r2,r9,r4
 400a4b8:	5146703a 	and	r3,r10,r5
 400a4bc:	10c4b03a 	or	r2,r2,r3
 400a4c0:	10000526 	beq	r2,zero,400a4d8 <__unpack_d+0x130>
 400a4c4:	00800044 	movi	r2,1
 400a4c8:	68800015 	stw	r2,0(r13)
 400a4cc:	6b000415 	stw	r12,16(r13)
 400a4d0:	6ac00315 	stw	r11,12(r13)
 400a4d4:	f800283a 	ret
 400a4d8:	68000015 	stw	zero,0(r13)
 400a4dc:	003ffb06 	br	400a4cc <__unpack_d+0x124>

0400a4e0 <__fpcmp_parts_d>:
 400a4e0:	21800017 	ldw	r6,0(r4)
 400a4e4:	00c00044 	movi	r3,1
 400a4e8:	19800a2e 	bgeu	r3,r6,400a514 <__fpcmp_parts_d+0x34>
 400a4ec:	28800017 	ldw	r2,0(r5)
 400a4f0:	1880082e 	bgeu	r3,r2,400a514 <__fpcmp_parts_d+0x34>
 400a4f4:	00c00104 	movi	r3,4
 400a4f8:	30c02626 	beq	r6,r3,400a594 <__fpcmp_parts_d+0xb4>
 400a4fc:	10c02226 	beq	r2,r3,400a588 <__fpcmp_parts_d+0xa8>
 400a500:	00c00084 	movi	r3,2
 400a504:	30c00526 	beq	r6,r3,400a51c <__fpcmp_parts_d+0x3c>
 400a508:	10c0071e 	bne	r2,r3,400a528 <__fpcmp_parts_d+0x48>
 400a50c:	20800117 	ldw	r2,4(r4)
 400a510:	1000091e 	bne	r2,zero,400a538 <__fpcmp_parts_d+0x58>
 400a514:	00800044 	movi	r2,1
 400a518:	f800283a 	ret
 400a51c:	10c01a1e 	bne	r2,r3,400a588 <__fpcmp_parts_d+0xa8>
 400a520:	0005883a 	mov	r2,zero
 400a524:	f800283a 	ret
 400a528:	22000117 	ldw	r8,4(r4)
 400a52c:	28800117 	ldw	r2,4(r5)
 400a530:	40800326 	beq	r8,r2,400a540 <__fpcmp_parts_d+0x60>
 400a534:	403ff726 	beq	r8,zero,400a514 <__fpcmp_parts_d+0x34>
 400a538:	00bfffc4 	movi	r2,-1
 400a53c:	f800283a 	ret
 400a540:	20c00217 	ldw	r3,8(r4)
 400a544:	28800217 	ldw	r2,8(r5)
 400a548:	10fffa16 	blt	r2,r3,400a534 <__fpcmp_parts_d+0x54>
 400a54c:	18800916 	blt	r3,r2,400a574 <__fpcmp_parts_d+0x94>
 400a550:	21c00417 	ldw	r7,16(r4)
 400a554:	28c00417 	ldw	r3,16(r5)
 400a558:	21800317 	ldw	r6,12(r4)
 400a55c:	28800317 	ldw	r2,12(r5)
 400a560:	19fff436 	bltu	r3,r7,400a534 <__fpcmp_parts_d+0x54>
 400a564:	38c00526 	beq	r7,r3,400a57c <__fpcmp_parts_d+0x9c>
 400a568:	38c00236 	bltu	r7,r3,400a574 <__fpcmp_parts_d+0x94>
 400a56c:	19ffec1e 	bne	r3,r7,400a520 <__fpcmp_parts_d+0x40>
 400a570:	30bfeb2e 	bgeu	r6,r2,400a520 <__fpcmp_parts_d+0x40>
 400a574:	403fe71e 	bne	r8,zero,400a514 <__fpcmp_parts_d+0x34>
 400a578:	003fef06 	br	400a538 <__fpcmp_parts_d+0x58>
 400a57c:	11bffa2e 	bgeu	r2,r6,400a568 <__fpcmp_parts_d+0x88>
 400a580:	403fe426 	beq	r8,zero,400a514 <__fpcmp_parts_d+0x34>
 400a584:	003fec06 	br	400a538 <__fpcmp_parts_d+0x58>
 400a588:	28800117 	ldw	r2,4(r5)
 400a58c:	103fe11e 	bne	r2,zero,400a514 <__fpcmp_parts_d+0x34>
 400a590:	003fe906 	br	400a538 <__fpcmp_parts_d+0x58>
 400a594:	11bfdd1e 	bne	r2,r6,400a50c <__fpcmp_parts_d+0x2c>
 400a598:	28c00117 	ldw	r3,4(r5)
 400a59c:	20800117 	ldw	r2,4(r4)
 400a5a0:	1885c83a 	sub	r2,r3,r2
 400a5a4:	f800283a 	ret

0400a5a8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400a5a8:	defff804 	addi	sp,sp,-32
 400a5ac:	dfc00715 	stw	ra,28(sp)
 400a5b0:	df000615 	stw	fp,24(sp)
 400a5b4:	df000604 	addi	fp,sp,24
 400a5b8:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400a5bc:	e0bffc17 	ldw	r2,-16(fp)
 400a5c0:	1004803a 	cmplt	r2,r2,zero
 400a5c4:	1000081e 	bne	r2,zero,400a5e8 <close+0x40>
 400a5c8:	e0bffc17 	ldw	r2,-16(fp)
 400a5cc:	10800324 	muli	r2,r2,12
 400a5d0:	1007883a 	mov	r3,r2
 400a5d4:	00810074 	movhi	r2,1025
 400a5d8:	10beac04 	addi	r2,r2,-1360
 400a5dc:	1887883a 	add	r3,r3,r2
 400a5e0:	e0ffff15 	stw	r3,-4(fp)
 400a5e4:	00000106 	br	400a5ec <close+0x44>
 400a5e8:	e03fff15 	stw	zero,-4(fp)
 400a5ec:	e0bfff17 	ldw	r2,-4(fp)
 400a5f0:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 400a5f4:	e0bffb17 	ldw	r2,-20(fp)
 400a5f8:	1005003a 	cmpeq	r2,r2,zero
 400a5fc:	10001d1e 	bne	r2,zero,400a674 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400a600:	e0bffb17 	ldw	r2,-20(fp)
 400a604:	10800017 	ldw	r2,0(r2)
 400a608:	10800417 	ldw	r2,16(r2)
 400a60c:	1005003a 	cmpeq	r2,r2,zero
 400a610:	1000071e 	bne	r2,zero,400a630 <close+0x88>
 400a614:	e0bffb17 	ldw	r2,-20(fp)
 400a618:	10800017 	ldw	r2,0(r2)
 400a61c:	10800417 	ldw	r2,16(r2)
 400a620:	e13ffb17 	ldw	r4,-20(fp)
 400a624:	103ee83a 	callr	r2
 400a628:	e0bffe15 	stw	r2,-8(fp)
 400a62c:	00000106 	br	400a634 <close+0x8c>
 400a630:	e03ffe15 	stw	zero,-8(fp)
 400a634:	e0bffe17 	ldw	r2,-8(fp)
 400a638:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400a63c:	e13ffc17 	ldw	r4,-16(fp)
 400a640:	400adec0 	call	400adec <alt_release_fd>
    if (rval < 0)
 400a644:	e0bffa17 	ldw	r2,-24(fp)
 400a648:	1004403a 	cmpge	r2,r2,zero
 400a64c:	1000071e 	bne	r2,zero,400a66c <close+0xc4>
    {
      ALT_ERRNO = -rval;
 400a650:	400a6a40 	call	400a6a4 <alt_get_errno>
 400a654:	e0fffa17 	ldw	r3,-24(fp)
 400a658:	00c7c83a 	sub	r3,zero,r3
 400a65c:	10c00015 	stw	r3,0(r2)
      return -1;
 400a660:	00bfffc4 	movi	r2,-1
 400a664:	e0bffd15 	stw	r2,-12(fp)
 400a668:	00000806 	br	400a68c <close+0xe4>
    }
    return 0;
 400a66c:	e03ffd15 	stw	zero,-12(fp)
 400a670:	00000606 	br	400a68c <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400a674:	400a6a40 	call	400a6a4 <alt_get_errno>
 400a678:	1007883a 	mov	r3,r2
 400a67c:	00801444 	movi	r2,81
 400a680:	18800015 	stw	r2,0(r3)
    return -1;
 400a684:	00bfffc4 	movi	r2,-1
 400a688:	e0bffd15 	stw	r2,-12(fp)
 400a68c:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 400a690:	e037883a 	mov	sp,fp
 400a694:	dfc00117 	ldw	ra,4(sp)
 400a698:	df000017 	ldw	fp,0(sp)
 400a69c:	dec00204 	addi	sp,sp,8
 400a6a0:	f800283a 	ret

0400a6a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400a6a4:	defffd04 	addi	sp,sp,-12
 400a6a8:	dfc00215 	stw	ra,8(sp)
 400a6ac:	df000115 	stw	fp,4(sp)
 400a6b0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400a6b4:	00810074 	movhi	r2,1025
 400a6b8:	10839204 	addi	r2,r2,3656
 400a6bc:	10800017 	ldw	r2,0(r2)
 400a6c0:	1005003a 	cmpeq	r2,r2,zero
 400a6c4:	1000061e 	bne	r2,zero,400a6e0 <alt_get_errno+0x3c>
 400a6c8:	00810074 	movhi	r2,1025
 400a6cc:	10839204 	addi	r2,r2,3656
 400a6d0:	10800017 	ldw	r2,0(r2)
 400a6d4:	103ee83a 	callr	r2
 400a6d8:	e0bfff15 	stw	r2,-4(fp)
 400a6dc:	00000306 	br	400a6ec <alt_get_errno+0x48>
 400a6e0:	00810074 	movhi	r2,1025
 400a6e4:	108a9b04 	addi	r2,r2,10860
 400a6e8:	e0bfff15 	stw	r2,-4(fp)
 400a6ec:	e0bfff17 	ldw	r2,-4(fp)
}
 400a6f0:	e037883a 	mov	sp,fp
 400a6f4:	dfc00117 	ldw	ra,4(sp)
 400a6f8:	df000017 	ldw	fp,0(sp)
 400a6fc:	dec00204 	addi	sp,sp,8
 400a700:	f800283a 	ret

0400a704 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400a704:	defffc04 	addi	sp,sp,-16
 400a708:	df000315 	stw	fp,12(sp)
 400a70c:	df000304 	addi	fp,sp,12
 400a710:	e13ffd15 	stw	r4,-12(fp)
 400a714:	e17ffe15 	stw	r5,-8(fp)
 400a718:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400a71c:	e0bfff17 	ldw	r2,-4(fp)
}
 400a720:	e037883a 	mov	sp,fp
 400a724:	df000017 	ldw	fp,0(sp)
 400a728:	dec00104 	addi	sp,sp,4
 400a72c:	f800283a 	ret

0400a730 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 400a730:	defff904 	addi	sp,sp,-28
 400a734:	dfc00615 	stw	ra,24(sp)
 400a738:	df000515 	stw	fp,20(sp)
 400a73c:	df000504 	addi	fp,sp,20
 400a740:	e13ffc15 	stw	r4,-16(fp)
 400a744:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400a748:	e0bffc17 	ldw	r2,-16(fp)
 400a74c:	1004803a 	cmplt	r2,r2,zero
 400a750:	1000081e 	bne	r2,zero,400a774 <fstat+0x44>
 400a754:	e0bffc17 	ldw	r2,-16(fp)
 400a758:	10800324 	muli	r2,r2,12
 400a75c:	1007883a 	mov	r3,r2
 400a760:	00810074 	movhi	r2,1025
 400a764:	10beac04 	addi	r2,r2,-1360
 400a768:	1887883a 	add	r3,r3,r2
 400a76c:	e0ffff15 	stw	r3,-4(fp)
 400a770:	00000106 	br	400a778 <fstat+0x48>
 400a774:	e03fff15 	stw	zero,-4(fp)
 400a778:	e0bfff17 	ldw	r2,-4(fp)
 400a77c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400a780:	e0bffb17 	ldw	r2,-20(fp)
 400a784:	1005003a 	cmpeq	r2,r2,zero
 400a788:	1000121e 	bne	r2,zero,400a7d4 <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400a78c:	e0bffb17 	ldw	r2,-20(fp)
 400a790:	10800017 	ldw	r2,0(r2)
 400a794:	10800817 	ldw	r2,32(r2)
 400a798:	1005003a 	cmpeq	r2,r2,zero
 400a79c:	1000081e 	bne	r2,zero,400a7c0 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
 400a7a0:	e0bffb17 	ldw	r2,-20(fp)
 400a7a4:	10800017 	ldw	r2,0(r2)
 400a7a8:	10800817 	ldw	r2,32(r2)
 400a7ac:	e13ffb17 	ldw	r4,-20(fp)
 400a7b0:	e17ffd17 	ldw	r5,-12(fp)
 400a7b4:	103ee83a 	callr	r2
 400a7b8:	e0bffe15 	stw	r2,-8(fp)
 400a7bc:	00000b06 	br	400a7ec <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 400a7c0:	e0fffd17 	ldw	r3,-12(fp)
 400a7c4:	00880004 	movi	r2,8192
 400a7c8:	18800115 	stw	r2,4(r3)
      return 0;
 400a7cc:	e03ffe15 	stw	zero,-8(fp)
 400a7d0:	00000606 	br	400a7ec <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400a7d4:	400a8040 	call	400a804 <alt_get_errno>
 400a7d8:	1007883a 	mov	r3,r2
 400a7dc:	00801444 	movi	r2,81
 400a7e0:	18800015 	stw	r2,0(r3)
    return -1;
 400a7e4:	00bfffc4 	movi	r2,-1
 400a7e8:	e0bffe15 	stw	r2,-8(fp)
 400a7ec:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 400a7f0:	e037883a 	mov	sp,fp
 400a7f4:	dfc00117 	ldw	ra,4(sp)
 400a7f8:	df000017 	ldw	fp,0(sp)
 400a7fc:	dec00204 	addi	sp,sp,8
 400a800:	f800283a 	ret

0400a804 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400a804:	defffd04 	addi	sp,sp,-12
 400a808:	dfc00215 	stw	ra,8(sp)
 400a80c:	df000115 	stw	fp,4(sp)
 400a810:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400a814:	00810074 	movhi	r2,1025
 400a818:	10839204 	addi	r2,r2,3656
 400a81c:	10800017 	ldw	r2,0(r2)
 400a820:	1005003a 	cmpeq	r2,r2,zero
 400a824:	1000061e 	bne	r2,zero,400a840 <alt_get_errno+0x3c>
 400a828:	00810074 	movhi	r2,1025
 400a82c:	10839204 	addi	r2,r2,3656
 400a830:	10800017 	ldw	r2,0(r2)
 400a834:	103ee83a 	callr	r2
 400a838:	e0bfff15 	stw	r2,-4(fp)
 400a83c:	00000306 	br	400a84c <alt_get_errno+0x48>
 400a840:	00810074 	movhi	r2,1025
 400a844:	108a9b04 	addi	r2,r2,10860
 400a848:	e0bfff15 	stw	r2,-4(fp)
 400a84c:	e0bfff17 	ldw	r2,-4(fp)
}
 400a850:	e037883a 	mov	sp,fp
 400a854:	dfc00117 	ldw	ra,4(sp)
 400a858:	df000017 	ldw	fp,0(sp)
 400a85c:	dec00204 	addi	sp,sp,8
 400a860:	f800283a 	ret

0400a864 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 400a864:	deffeb04 	addi	sp,sp,-84
 400a868:	dfc01415 	stw	ra,80(sp)
 400a86c:	df001315 	stw	fp,76(sp)
 400a870:	df001304 	addi	fp,sp,76
 400a874:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400a878:	e0bffd17 	ldw	r2,-12(fp)
 400a87c:	1004803a 	cmplt	r2,r2,zero
 400a880:	1000081e 	bne	r2,zero,400a8a4 <isatty+0x40>
 400a884:	e0bffd17 	ldw	r2,-12(fp)
 400a888:	10800324 	muli	r2,r2,12
 400a88c:	1007883a 	mov	r3,r2
 400a890:	00810074 	movhi	r2,1025
 400a894:	10beac04 	addi	r2,r2,-1360
 400a898:	1887883a 	add	r3,r3,r2
 400a89c:	e0ffff15 	stw	r3,-4(fp)
 400a8a0:	00000106 	br	400a8a8 <isatty+0x44>
 400a8a4:	e03fff15 	stw	zero,-4(fp)
 400a8a8:	e0bfff17 	ldw	r2,-4(fp)
 400a8ac:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
 400a8b0:	e0bfed17 	ldw	r2,-76(fp)
 400a8b4:	1005003a 	cmpeq	r2,r2,zero
 400a8b8:	10000f1e 	bne	r2,zero,400a8f8 <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 400a8bc:	e0bfed17 	ldw	r2,-76(fp)
 400a8c0:	10800017 	ldw	r2,0(r2)
 400a8c4:	10800817 	ldw	r2,32(r2)
 400a8c8:	1004c03a 	cmpne	r2,r2,zero
 400a8cc:	1000031e 	bne	r2,zero,400a8dc <isatty+0x78>
    {
      return 1;
 400a8d0:	00800044 	movi	r2,1
 400a8d4:	e0bffe15 	stw	r2,-8(fp)
 400a8d8:	00000c06 	br	400a90c <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400a8dc:	e17fee04 	addi	r5,fp,-72
 400a8e0:	e13ffd17 	ldw	r4,-12(fp)
 400a8e4:	400a7300 	call	400a730 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400a8e8:	e0bfef17 	ldw	r2,-68(fp)
 400a8ec:	10880020 	cmpeqi	r2,r2,8192
 400a8f0:	e0bffe15 	stw	r2,-8(fp)
 400a8f4:	00000506 	br	400a90c <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400a8f8:	400a9240 	call	400a924 <alt_get_errno>
 400a8fc:	1007883a 	mov	r3,r2
 400a900:	00801444 	movi	r2,81
 400a904:	18800015 	stw	r2,0(r3)
    return 0;
 400a908:	e03ffe15 	stw	zero,-8(fp)
 400a90c:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 400a910:	e037883a 	mov	sp,fp
 400a914:	dfc00117 	ldw	ra,4(sp)
 400a918:	df000017 	ldw	fp,0(sp)
 400a91c:	dec00204 	addi	sp,sp,8
 400a920:	f800283a 	ret

0400a924 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400a924:	defffd04 	addi	sp,sp,-12
 400a928:	dfc00215 	stw	ra,8(sp)
 400a92c:	df000115 	stw	fp,4(sp)
 400a930:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400a934:	00810074 	movhi	r2,1025
 400a938:	10839204 	addi	r2,r2,3656
 400a93c:	10800017 	ldw	r2,0(r2)
 400a940:	1005003a 	cmpeq	r2,r2,zero
 400a944:	1000061e 	bne	r2,zero,400a960 <alt_get_errno+0x3c>
 400a948:	00810074 	movhi	r2,1025
 400a94c:	10839204 	addi	r2,r2,3656
 400a950:	10800017 	ldw	r2,0(r2)
 400a954:	103ee83a 	callr	r2
 400a958:	e0bfff15 	stw	r2,-4(fp)
 400a95c:	00000306 	br	400a96c <alt_get_errno+0x48>
 400a960:	00810074 	movhi	r2,1025
 400a964:	108a9b04 	addi	r2,r2,10860
 400a968:	e0bfff15 	stw	r2,-4(fp)
 400a96c:	e0bfff17 	ldw	r2,-4(fp)
}
 400a970:	e037883a 	mov	sp,fp
 400a974:	dfc00117 	ldw	ra,4(sp)
 400a978:	df000017 	ldw	fp,0(sp)
 400a97c:	dec00204 	addi	sp,sp,8
 400a980:	f800283a 	ret

0400a984 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 400a984:	defffe04 	addi	sp,sp,-8
 400a988:	dfc00115 	stw	ra,4(sp)
 400a98c:	df000015 	stw	fp,0(sp)
 400a990:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 400a994:	01010074 	movhi	r4,1025
 400a998:	21039904 	addi	r4,r4,3684
 400a99c:	01410074 	movhi	r5,1025
 400a9a0:	297c9d04 	addi	r5,r5,-3468
 400a9a4:	01810074 	movhi	r6,1025
 400a9a8:	31839904 	addi	r6,r6,3684
 400a9ac:	400aa040 	call	400aa04 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 400a9b0:	01010034 	movhi	r4,1024
 400a9b4:	21000804 	addi	r4,r4,32
 400a9b8:	01410034 	movhi	r5,1024
 400a9bc:	29400804 	addi	r5,r5,32
 400a9c0:	01810034 	movhi	r6,1024
 400a9c4:	31806d04 	addi	r6,r6,436
 400a9c8:	400aa040 	call	400aa04 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 400a9cc:	01010074 	movhi	r4,1025
 400a9d0:	213b9704 	addi	r4,r4,-4516
 400a9d4:	01410074 	movhi	r5,1025
 400a9d8:	297b9704 	addi	r5,r5,-4516
 400a9dc:	01810074 	movhi	r6,1025
 400a9e0:	31bc9d04 	addi	r6,r6,-3468
 400a9e4:	400aa040 	call	400aa04 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 400a9e8:	400d96c0 	call	400d96c <alt_dcache_flush_all>
  alt_icache_flush_all();
 400a9ec:	400dc5c0 	call	400dc5c <alt_icache_flush_all>
}
 400a9f0:	e037883a 	mov	sp,fp
 400a9f4:	dfc00117 	ldw	ra,4(sp)
 400a9f8:	df000017 	ldw	fp,0(sp)
 400a9fc:	dec00204 	addi	sp,sp,8
 400aa00:	f800283a 	ret

0400aa04 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 400aa04:	defffc04 	addi	sp,sp,-16
 400aa08:	df000315 	stw	fp,12(sp)
 400aa0c:	df000304 	addi	fp,sp,12
 400aa10:	e13ffd15 	stw	r4,-12(fp)
 400aa14:	e17ffe15 	stw	r5,-8(fp)
 400aa18:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 400aa1c:	e0fffe17 	ldw	r3,-8(fp)
 400aa20:	e0bffd17 	ldw	r2,-12(fp)
 400aa24:	18800e26 	beq	r3,r2,400aa60 <alt_load_section+0x5c>
  {
    while( to != end )
 400aa28:	00000a06 	br	400aa54 <alt_load_section+0x50>
    {
      *to++ = *from++;
 400aa2c:	e0bffd17 	ldw	r2,-12(fp)
 400aa30:	10c00017 	ldw	r3,0(r2)
 400aa34:	e0bffe17 	ldw	r2,-8(fp)
 400aa38:	10c00015 	stw	r3,0(r2)
 400aa3c:	e0bffe17 	ldw	r2,-8(fp)
 400aa40:	10800104 	addi	r2,r2,4
 400aa44:	e0bffe15 	stw	r2,-8(fp)
 400aa48:	e0bffd17 	ldw	r2,-12(fp)
 400aa4c:	10800104 	addi	r2,r2,4
 400aa50:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 400aa54:	e0fffe17 	ldw	r3,-8(fp)
 400aa58:	e0bfff17 	ldw	r2,-4(fp)
 400aa5c:	18bff31e 	bne	r3,r2,400aa2c <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 400aa60:	e037883a 	mov	sp,fp
 400aa64:	df000017 	ldw	fp,0(sp)
 400aa68:	dec00104 	addi	sp,sp,4
 400aa6c:	f800283a 	ret

0400aa70 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400aa70:	defff804 	addi	sp,sp,-32
 400aa74:	dfc00715 	stw	ra,28(sp)
 400aa78:	df000615 	stw	fp,24(sp)
 400aa7c:	df000604 	addi	fp,sp,24
 400aa80:	e13ffc15 	stw	r4,-16(fp)
 400aa84:	e17ffd15 	stw	r5,-12(fp)
 400aa88:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 400aa8c:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400aa90:	e0bffc17 	ldw	r2,-16(fp)
 400aa94:	1004803a 	cmplt	r2,r2,zero
 400aa98:	1000081e 	bne	r2,zero,400aabc <lseek+0x4c>
 400aa9c:	e0bffc17 	ldw	r2,-16(fp)
 400aaa0:	10800324 	muli	r2,r2,12
 400aaa4:	1007883a 	mov	r3,r2
 400aaa8:	00810074 	movhi	r2,1025
 400aaac:	10beac04 	addi	r2,r2,-1360
 400aab0:	1887883a 	add	r3,r3,r2
 400aab4:	e0ffff15 	stw	r3,-4(fp)
 400aab8:	00000106 	br	400aac0 <lseek+0x50>
 400aabc:	e03fff15 	stw	zero,-4(fp)
 400aac0:	e0bfff17 	ldw	r2,-4(fp)
 400aac4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
 400aac8:	e0bffb17 	ldw	r2,-20(fp)
 400aacc:	1005003a 	cmpeq	r2,r2,zero
 400aad0:	1000111e 	bne	r2,zero,400ab18 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 400aad4:	e0bffb17 	ldw	r2,-20(fp)
 400aad8:	10800017 	ldw	r2,0(r2)
 400aadc:	10800717 	ldw	r2,28(r2)
 400aae0:	1005003a 	cmpeq	r2,r2,zero
 400aae4:	1000091e 	bne	r2,zero,400ab0c <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 400aae8:	e0bffb17 	ldw	r2,-20(fp)
 400aaec:	10800017 	ldw	r2,0(r2)
 400aaf0:	10800717 	ldw	r2,28(r2)
 400aaf4:	e13ffb17 	ldw	r4,-20(fp)
 400aaf8:	e17ffd17 	ldw	r5,-12(fp)
 400aafc:	e1bffe17 	ldw	r6,-8(fp)
 400ab00:	103ee83a 	callr	r2
 400ab04:	e0bffa15 	stw	r2,-24(fp)
 400ab08:	00000506 	br	400ab20 <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 400ab0c:	00bfde84 	movi	r2,-134
 400ab10:	e0bffa15 	stw	r2,-24(fp)
 400ab14:	00000206 	br	400ab20 <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
 400ab18:	00bfebc4 	movi	r2,-81
 400ab1c:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
 400ab20:	e0bffa17 	ldw	r2,-24(fp)
 400ab24:	1004403a 	cmpge	r2,r2,zero
 400ab28:	1000071e 	bne	r2,zero,400ab48 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
 400ab2c:	400ab600 	call	400ab60 <alt_get_errno>
 400ab30:	1007883a 	mov	r3,r2
 400ab34:	e0bffa17 	ldw	r2,-24(fp)
 400ab38:	0085c83a 	sub	r2,zero,r2
 400ab3c:	18800015 	stw	r2,0(r3)
    rc = -1;
 400ab40:	00bfffc4 	movi	r2,-1
 400ab44:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
 400ab48:	e0bffa17 	ldw	r2,-24(fp)
}
 400ab4c:	e037883a 	mov	sp,fp
 400ab50:	dfc00117 	ldw	ra,4(sp)
 400ab54:	df000017 	ldw	fp,0(sp)
 400ab58:	dec00204 	addi	sp,sp,8
 400ab5c:	f800283a 	ret

0400ab60 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ab60:	defffd04 	addi	sp,sp,-12
 400ab64:	dfc00215 	stw	ra,8(sp)
 400ab68:	df000115 	stw	fp,4(sp)
 400ab6c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400ab70:	00810074 	movhi	r2,1025
 400ab74:	10839204 	addi	r2,r2,3656
 400ab78:	10800017 	ldw	r2,0(r2)
 400ab7c:	1005003a 	cmpeq	r2,r2,zero
 400ab80:	1000061e 	bne	r2,zero,400ab9c <alt_get_errno+0x3c>
 400ab84:	00810074 	movhi	r2,1025
 400ab88:	10839204 	addi	r2,r2,3656
 400ab8c:	10800017 	ldw	r2,0(r2)
 400ab90:	103ee83a 	callr	r2
 400ab94:	e0bfff15 	stw	r2,-4(fp)
 400ab98:	00000306 	br	400aba8 <alt_get_errno+0x48>
 400ab9c:	00810074 	movhi	r2,1025
 400aba0:	108a9b04 	addi	r2,r2,10860
 400aba4:	e0bfff15 	stw	r2,-4(fp)
 400aba8:	e0bfff17 	ldw	r2,-4(fp)
}
 400abac:	e037883a 	mov	sp,fp
 400abb0:	dfc00117 	ldw	ra,4(sp)
 400abb4:	df000017 	ldw	fp,0(sp)
 400abb8:	dec00204 	addi	sp,sp,8
 400abbc:	f800283a 	ret

0400abc0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400abc0:	defffd04 	addi	sp,sp,-12
 400abc4:	dfc00215 	stw	ra,8(sp)
 400abc8:	df000115 	stw	fp,4(sp)
 400abcc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400abd0:	0009883a 	mov	r4,zero
 400abd4:	400b0b80 	call	400b0b8 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400abd8:	400b0ec0 	call	400b0ec <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400abdc:	01010074 	movhi	r4,1025
 400abe0:	213c8804 	addi	r4,r4,-3552
 400abe4:	01410074 	movhi	r5,1025
 400abe8:	297c8804 	addi	r5,r5,-3552
 400abec:	01810074 	movhi	r6,1025
 400abf0:	31bc8804 	addi	r6,r6,-3552
 400abf4:	400e01c0 	call	400e01c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400abf8:	400dac40 	call	400dac4 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400abfc:	01010074 	movhi	r4,1025
 400ac00:	2136ca04 	addi	r4,r4,-9432
 400ac04:	400ea500 	call	400ea50 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 400ac08:	d1271517 	ldw	r4,-25516(gp)
 400ac0c:	d1671617 	ldw	r5,-25512(gp)
 400ac10:	d1a71717 	ldw	r6,-25508(gp)
 400ac14:	40002840 	call	4000284 <main>
 400ac18:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400ac1c:	01000044 	movi	r4,1
 400ac20:	400a5a80 	call	400a5a8 <close>
  exit (result);
 400ac24:	e13fff17 	ldw	r4,-4(fp)
 400ac28:	400ea640 	call	400ea64 <exit>

0400ac2c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 400ac2c:	defffe04 	addi	sp,sp,-8
 400ac30:	df000115 	stw	fp,4(sp)
 400ac34:	df000104 	addi	fp,sp,4
 400ac38:	e13fff15 	stw	r4,-4(fp)
}
 400ac3c:	e037883a 	mov	sp,fp
 400ac40:	df000017 	ldw	fp,0(sp)
 400ac44:	dec00104 	addi	sp,sp,4
 400ac48:	f800283a 	ret

0400ac4c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 400ac4c:	defffe04 	addi	sp,sp,-8
 400ac50:	df000115 	stw	fp,4(sp)
 400ac54:	df000104 	addi	fp,sp,4
 400ac58:	e13fff15 	stw	r4,-4(fp)
}
 400ac5c:	e037883a 	mov	sp,fp
 400ac60:	df000017 	ldw	fp,0(sp)
 400ac64:	dec00104 	addi	sp,sp,4
 400ac68:	f800283a 	ret

0400ac6c <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 400ac6c:	defff704 	addi	sp,sp,-36
 400ac70:	dfc00815 	stw	ra,32(sp)
 400ac74:	df000715 	stw	fp,28(sp)
 400ac78:	df000704 	addi	fp,sp,28
 400ac7c:	e13ffb15 	stw	r4,-20(fp)
 400ac80:	e17ffc15 	stw	r5,-16(fp)
 400ac84:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400ac88:	e0bffb17 	ldw	r2,-20(fp)
 400ac8c:	1004803a 	cmplt	r2,r2,zero
 400ac90:	1000081e 	bne	r2,zero,400acb4 <read+0x48>
 400ac94:	e0bffb17 	ldw	r2,-20(fp)
 400ac98:	10800324 	muli	r2,r2,12
 400ac9c:	1007883a 	mov	r3,r2
 400aca0:	00810074 	movhi	r2,1025
 400aca4:	10beac04 	addi	r2,r2,-1360
 400aca8:	1887883a 	add	r3,r3,r2
 400acac:	e0ffff15 	stw	r3,-4(fp)
 400acb0:	00000106 	br	400acb8 <read+0x4c>
 400acb4:	e03fff15 	stw	zero,-4(fp)
 400acb8:	e0bfff17 	ldw	r2,-4(fp)
 400acbc:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 400acc0:	e0bffa17 	ldw	r2,-24(fp)
 400acc4:	1005003a 	cmpeq	r2,r2,zero
 400acc8:	1000241e 	bne	r2,zero,400ad5c <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400accc:	e0bffa17 	ldw	r2,-24(fp)
 400acd0:	10800217 	ldw	r2,8(r2)
 400acd4:	108000cc 	andi	r2,r2,3
 400acd8:	10800060 	cmpeqi	r2,r2,1
 400acdc:	10001a1e 	bne	r2,zero,400ad48 <read+0xdc>
 400ace0:	e0bffa17 	ldw	r2,-24(fp)
 400ace4:	10800017 	ldw	r2,0(r2)
 400ace8:	10800517 	ldw	r2,20(r2)
 400acec:	1005003a 	cmpeq	r2,r2,zero
 400acf0:	1000151e 	bne	r2,zero,400ad48 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 400acf4:	e0bffa17 	ldw	r2,-24(fp)
 400acf8:	10800017 	ldw	r2,0(r2)
 400acfc:	10800517 	ldw	r2,20(r2)
 400ad00:	e17ffc17 	ldw	r5,-16(fp)
 400ad04:	e1bffd17 	ldw	r6,-12(fp)
 400ad08:	e13ffa17 	ldw	r4,-24(fp)
 400ad0c:	103ee83a 	callr	r2
 400ad10:	e0bff915 	stw	r2,-28(fp)
 400ad14:	e0bff917 	ldw	r2,-28(fp)
 400ad18:	1004403a 	cmpge	r2,r2,zero
 400ad1c:	1000071e 	bne	r2,zero,400ad3c <read+0xd0>
        {
          ALT_ERRNO = -rval;
 400ad20:	400ad8c0 	call	400ad8c <alt_get_errno>
 400ad24:	e0fff917 	ldw	r3,-28(fp)
 400ad28:	00c7c83a 	sub	r3,zero,r3
 400ad2c:	10c00015 	stw	r3,0(r2)
          return -1;
 400ad30:	00bfffc4 	movi	r2,-1
 400ad34:	e0bffe15 	stw	r2,-8(fp)
 400ad38:	00000e06 	br	400ad74 <read+0x108>
        }
        return rval;
 400ad3c:	e0bff917 	ldw	r2,-28(fp)
 400ad40:	e0bffe15 	stw	r2,-8(fp)
 400ad44:	00000b06 	br	400ad74 <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
 400ad48:	400ad8c0 	call	400ad8c <alt_get_errno>
 400ad4c:	1007883a 	mov	r3,r2
 400ad50:	00800344 	movi	r2,13
 400ad54:	18800015 	stw	r2,0(r3)
 400ad58:	00000406 	br	400ad6c <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 400ad5c:	400ad8c0 	call	400ad8c <alt_get_errno>
 400ad60:	1007883a 	mov	r3,r2
 400ad64:	00801444 	movi	r2,81
 400ad68:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400ad6c:	00bfffc4 	movi	r2,-1
 400ad70:	e0bffe15 	stw	r2,-8(fp)
 400ad74:	e0bffe17 	ldw	r2,-8(fp)
}
 400ad78:	e037883a 	mov	sp,fp
 400ad7c:	dfc00117 	ldw	ra,4(sp)
 400ad80:	df000017 	ldw	fp,0(sp)
 400ad84:	dec00204 	addi	sp,sp,8
 400ad88:	f800283a 	ret

0400ad8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ad8c:	defffd04 	addi	sp,sp,-12
 400ad90:	dfc00215 	stw	ra,8(sp)
 400ad94:	df000115 	stw	fp,4(sp)
 400ad98:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400ad9c:	00810074 	movhi	r2,1025
 400ada0:	10839204 	addi	r2,r2,3656
 400ada4:	10800017 	ldw	r2,0(r2)
 400ada8:	1005003a 	cmpeq	r2,r2,zero
 400adac:	1000061e 	bne	r2,zero,400adc8 <alt_get_errno+0x3c>
 400adb0:	00810074 	movhi	r2,1025
 400adb4:	10839204 	addi	r2,r2,3656
 400adb8:	10800017 	ldw	r2,0(r2)
 400adbc:	103ee83a 	callr	r2
 400adc0:	e0bfff15 	stw	r2,-4(fp)
 400adc4:	00000306 	br	400add4 <alt_get_errno+0x48>
 400adc8:	00810074 	movhi	r2,1025
 400adcc:	108a9b04 	addi	r2,r2,10860
 400add0:	e0bfff15 	stw	r2,-4(fp)
 400add4:	e0bfff17 	ldw	r2,-4(fp)
}
 400add8:	e037883a 	mov	sp,fp
 400addc:	dfc00117 	ldw	ra,4(sp)
 400ade0:	df000017 	ldw	fp,0(sp)
 400ade4:	dec00204 	addi	sp,sp,8
 400ade8:	f800283a 	ret

0400adec <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400adec:	defffe04 	addi	sp,sp,-8
 400adf0:	df000115 	stw	fp,4(sp)
 400adf4:	df000104 	addi	fp,sp,4
 400adf8:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 400adfc:	e0bfff17 	ldw	r2,-4(fp)
 400ae00:	108000d0 	cmplti	r2,r2,3
 400ae04:	10000d1e 	bne	r2,zero,400ae3c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 400ae08:	e0bfff17 	ldw	r2,-4(fp)
 400ae0c:	00c10074 	movhi	r3,1025
 400ae10:	18feac04 	addi	r3,r3,-1360
 400ae14:	10800324 	muli	r2,r2,12
 400ae18:	10c5883a 	add	r2,r2,r3
 400ae1c:	10800204 	addi	r2,r2,8
 400ae20:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 400ae24:	e0bfff17 	ldw	r2,-4(fp)
 400ae28:	00c10074 	movhi	r3,1025
 400ae2c:	18feac04 	addi	r3,r3,-1360
 400ae30:	10800324 	muli	r2,r2,12
 400ae34:	10c5883a 	add	r2,r2,r3
 400ae38:	10000015 	stw	zero,0(r2)
  }
}
 400ae3c:	e037883a 	mov	sp,fp
 400ae40:	df000017 	ldw	fp,0(sp)
 400ae44:	dec00104 	addi	sp,sp,4
 400ae48:	f800283a 	ret

0400ae4c <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 400ae4c:	defff804 	addi	sp,sp,-32
 400ae50:	df000715 	stw	fp,28(sp)
 400ae54:	df000704 	addi	fp,sp,28
 400ae58:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400ae5c:	0005303a 	rdctl	r2,status
 400ae60:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ae64:	e0fffb17 	ldw	r3,-20(fp)
 400ae68:	00bfff84 	movi	r2,-2
 400ae6c:	1884703a 	and	r2,r3,r2
 400ae70:	1001703a 	wrctl	status,r2
  
  return context;
 400ae74:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 400ae78:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 400ae7c:	d0a00c17 	ldw	r2,-32720(gp)
 400ae80:	10c000c4 	addi	r3,r2,3
 400ae84:	00bfff04 	movi	r2,-4
 400ae88:	1884703a 	and	r2,r3,r2
 400ae8c:	d0a00c15 	stw	r2,-32720(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 400ae90:	d0e00c17 	ldw	r3,-32720(gp)
 400ae94:	e0bffe17 	ldw	r2,-8(fp)
 400ae98:	1887883a 	add	r3,r3,r2
 400ae9c:	00818034 	movhi	r2,1536
 400aea0:	10800004 	addi	r2,r2,0
 400aea4:	10c0072e 	bgeu	r2,r3,400aec4 <sbrk+0x78>
 400aea8:	e0bffd17 	ldw	r2,-12(fp)
 400aeac:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400aeb0:	e0bffa17 	ldw	r2,-24(fp)
 400aeb4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400aeb8:	00bfffc4 	movi	r2,-1
 400aebc:	e0bfff15 	stw	r2,-4(fp)
 400aec0:	00000c06 	br	400aef4 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
 400aec4:	d0a00c17 	ldw	r2,-32720(gp)
 400aec8:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
 400aecc:	d0e00c17 	ldw	r3,-32720(gp)
 400aed0:	e0bffe17 	ldw	r2,-8(fp)
 400aed4:	1885883a 	add	r2,r3,r2
 400aed8:	d0a00c15 	stw	r2,-32720(gp)
 400aedc:	e0bffd17 	ldw	r2,-12(fp)
 400aee0:	e0bff915 	stw	r2,-28(fp)
 400aee4:	e0bff917 	ldw	r2,-28(fp)
 400aee8:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400aeec:	e0bffc17 	ldw	r2,-16(fp)
 400aef0:	e0bfff15 	stw	r2,-4(fp)
 400aef4:	e0bfff17 	ldw	r2,-4(fp)
} 
 400aef8:	e037883a 	mov	sp,fp
 400aefc:	df000017 	ldw	fp,0(sp)
 400af00:	dec00104 	addi	sp,sp,4
 400af04:	f800283a 	ret

0400af08 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 400af08:	defffd04 	addi	sp,sp,-12
 400af0c:	dfc00215 	stw	ra,8(sp)
 400af10:	df000115 	stw	fp,4(sp)
 400af14:	df000104 	addi	fp,sp,4
 400af18:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 400af1c:	e13fff17 	ldw	r4,-4(fp)
 400af20:	400d8200 	call	400d820 <alt_busy_sleep>
}
 400af24:	e037883a 	mov	sp,fp
 400af28:	dfc00117 	ldw	ra,4(sp)
 400af2c:	df000017 	ldw	fp,0(sp)
 400af30:	dec00204 	addi	sp,sp,8
 400af34:	f800283a 	ret

0400af38 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 400af38:	defff704 	addi	sp,sp,-36
 400af3c:	dfc00815 	stw	ra,32(sp)
 400af40:	df000715 	stw	fp,28(sp)
 400af44:	df000704 	addi	fp,sp,28
 400af48:	e13ffb15 	stw	r4,-20(fp)
 400af4c:	e17ffc15 	stw	r5,-16(fp)
 400af50:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400af54:	e0bffb17 	ldw	r2,-20(fp)
 400af58:	1004803a 	cmplt	r2,r2,zero
 400af5c:	1000081e 	bne	r2,zero,400af80 <write+0x48>
 400af60:	e0bffb17 	ldw	r2,-20(fp)
 400af64:	10800324 	muli	r2,r2,12
 400af68:	1007883a 	mov	r3,r2
 400af6c:	00810074 	movhi	r2,1025
 400af70:	10beac04 	addi	r2,r2,-1360
 400af74:	1887883a 	add	r3,r3,r2
 400af78:	e0ffff15 	stw	r3,-4(fp)
 400af7c:	00000106 	br	400af84 <write+0x4c>
 400af80:	e03fff15 	stw	zero,-4(fp)
 400af84:	e0bfff17 	ldw	r2,-4(fp)
 400af88:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 400af8c:	e0bffa17 	ldw	r2,-24(fp)
 400af90:	1005003a 	cmpeq	r2,r2,zero
 400af94:	1000241e 	bne	r2,zero,400b028 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 400af98:	e0bffa17 	ldw	r2,-24(fp)
 400af9c:	10800217 	ldw	r2,8(r2)
 400afa0:	108000cc 	andi	r2,r2,3
 400afa4:	1005003a 	cmpeq	r2,r2,zero
 400afa8:	10001a1e 	bne	r2,zero,400b014 <write+0xdc>
 400afac:	e0bffa17 	ldw	r2,-24(fp)
 400afb0:	10800017 	ldw	r2,0(r2)
 400afb4:	10800617 	ldw	r2,24(r2)
 400afb8:	1005003a 	cmpeq	r2,r2,zero
 400afbc:	1000151e 	bne	r2,zero,400b014 <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 400afc0:	e0bffa17 	ldw	r2,-24(fp)
 400afc4:	10800017 	ldw	r2,0(r2)
 400afc8:	10800617 	ldw	r2,24(r2)
 400afcc:	e17ffc17 	ldw	r5,-16(fp)
 400afd0:	e1bffd17 	ldw	r6,-12(fp)
 400afd4:	e13ffa17 	ldw	r4,-24(fp)
 400afd8:	103ee83a 	callr	r2
 400afdc:	e0bff915 	stw	r2,-28(fp)
 400afe0:	e0bff917 	ldw	r2,-28(fp)
 400afe4:	1004403a 	cmpge	r2,r2,zero
 400afe8:	1000071e 	bne	r2,zero,400b008 <write+0xd0>
      {
        ALT_ERRNO = -rval;
 400afec:	400b0580 	call	400b058 <alt_get_errno>
 400aff0:	e0fff917 	ldw	r3,-28(fp)
 400aff4:	00c7c83a 	sub	r3,zero,r3
 400aff8:	10c00015 	stw	r3,0(r2)
        return -1;
 400affc:	00bfffc4 	movi	r2,-1
 400b000:	e0bffe15 	stw	r2,-8(fp)
 400b004:	00000e06 	br	400b040 <write+0x108>
      }
      return rval;
 400b008:	e0bff917 	ldw	r2,-28(fp)
 400b00c:	e0bffe15 	stw	r2,-8(fp)
 400b010:	00000b06 	br	400b040 <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
 400b014:	400b0580 	call	400b058 <alt_get_errno>
 400b018:	1007883a 	mov	r3,r2
 400b01c:	00800344 	movi	r2,13
 400b020:	18800015 	stw	r2,0(r3)
 400b024:	00000406 	br	400b038 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400b028:	400b0580 	call	400b058 <alt_get_errno>
 400b02c:	1007883a 	mov	r3,r2
 400b030:	00801444 	movi	r2,81
 400b034:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400b038:	00bfffc4 	movi	r2,-1
 400b03c:	e0bffe15 	stw	r2,-8(fp)
 400b040:	e0bffe17 	ldw	r2,-8(fp)
}
 400b044:	e037883a 	mov	sp,fp
 400b048:	dfc00117 	ldw	ra,4(sp)
 400b04c:	df000017 	ldw	fp,0(sp)
 400b050:	dec00204 	addi	sp,sp,8
 400b054:	f800283a 	ret

0400b058 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400b058:	defffd04 	addi	sp,sp,-12
 400b05c:	dfc00215 	stw	ra,8(sp)
 400b060:	df000115 	stw	fp,4(sp)
 400b064:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400b068:	00810074 	movhi	r2,1025
 400b06c:	10839204 	addi	r2,r2,3656
 400b070:	10800017 	ldw	r2,0(r2)
 400b074:	1005003a 	cmpeq	r2,r2,zero
 400b078:	1000061e 	bne	r2,zero,400b094 <alt_get_errno+0x3c>
 400b07c:	00810074 	movhi	r2,1025
 400b080:	10839204 	addi	r2,r2,3656
 400b084:	10800017 	ldw	r2,0(r2)
 400b088:	103ee83a 	callr	r2
 400b08c:	e0bfff15 	stw	r2,-4(fp)
 400b090:	00000306 	br	400b0a0 <alt_get_errno+0x48>
 400b094:	00810074 	movhi	r2,1025
 400b098:	108a9b04 	addi	r2,r2,10860
 400b09c:	e0bfff15 	stw	r2,-4(fp)
 400b0a0:	e0bfff17 	ldw	r2,-4(fp)
}
 400b0a4:	e037883a 	mov	sp,fp
 400b0a8:	dfc00117 	ldw	ra,4(sp)
 400b0ac:	df000017 	ldw	fp,0(sp)
 400b0b0:	dec00204 	addi	sp,sp,8
 400b0b4:	f800283a 	ret

0400b0b8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400b0b8:	defffd04 	addi	sp,sp,-12
 400b0bc:	dfc00215 	stw	ra,8(sp)
 400b0c0:	df000115 	stw	fp,4(sp)
 400b0c4:	df000104 	addi	fp,sp,4
 400b0c8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_0, nios2_0);
 400b0cc:	400e4fc0 	call	400e4fc <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 400b0d0:	00800044 	movi	r2,1
 400b0d4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 400b0d8:	e037883a 	mov	sp,fp
 400b0dc:	dfc00117 	ldw	ra,4(sp)
 400b0e0:	df000017 	ldw	fp,0(sp)
 400b0e4:	dec00204 	addi	sp,sp,8
 400b0e8:	f800283a 	ret

0400b0ec <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 400b0ec:	defffe04 	addi	sp,sp,-8
 400b0f0:	dfc00115 	stw	ra,4(sp)
 400b0f4:	df000015 	stw	fp,0(sp)
 400b0f8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER0, timer0);
 400b0fc:	00c10074 	movhi	r3,1025
 400b100:	18ca9f04 	addi	r3,r3,10876
 400b104:	00862004 	movi	r2,6272
 400b108:	18800015 	stw	r2,0(r3)
 400b10c:	00c10074 	movhi	r3,1025
 400b110:	18caa004 	addi	r3,r3,10880
 400b114:	00817db4 	movhi	r2,1526
 400b118:	10b84004 	addi	r2,r2,-7936
 400b11c:	18800015 	stw	r2,0(r3)
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_FLASH_CONTROLLER_0, epcs_flash_controller_0);
 400b120:	01010074 	movhi	r4,1025
 400b124:	213f0c04 	addi	r4,r4,-976
 400b128:	400b1b80 	call	400b1b8 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 400b12c:	01010074 	movhi	r4,1025
 400b130:	213f4804 	addi	r4,r4,-736
 400b134:	000b883a 	mov	r5,zero
 400b138:	000d883a 	mov	r6,zero
 400b13c:	400bce40 	call	400bce4 <altera_avalon_jtag_uart_init>
 400b140:	01010074 	movhi	r4,1025
 400b144:	213f3e04 	addi	r4,r4,-776
 400b148:	400b1800 	call	400b180 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART0, uart0);
 400b14c:	01010074 	movhi	r4,1025
 400b150:	21036004 	addi	r4,r4,3456
 400b154:	000b883a 	mov	r5,zero
 400b158:	01800084 	movi	r6,2
 400b15c:	400c7400 	call	400c740 <altera_avalon_uart_init>
 400b160:	01010074 	movhi	r4,1025
 400b164:	21035604 	addi	r4,r4,3416
 400b168:	400b1800 	call	400b180 <alt_dev_reg>
}
 400b16c:	e037883a 	mov	sp,fp
 400b170:	dfc00117 	ldw	ra,4(sp)
 400b174:	df000017 	ldw	fp,0(sp)
 400b178:	dec00204 	addi	sp,sp,8
 400b17c:	f800283a 	ret

0400b180 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 400b180:	defffd04 	addi	sp,sp,-12
 400b184:	dfc00215 	stw	ra,8(sp)
 400b188:	df000115 	stw	fp,4(sp)
 400b18c:	df000104 	addi	fp,sp,4
 400b190:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 400b194:	e13fff17 	ldw	r4,-4(fp)
 400b198:	01410074 	movhi	r5,1025
 400b19c:	29438f04 	addi	r5,r5,3644
 400b1a0:	400d9b00 	call	400d9b0 <alt_dev_llist_insert>
}
 400b1a4:	e037883a 	mov	sp,fp
 400b1a8:	dfc00117 	ldw	ra,4(sp)
 400b1ac:	df000017 	ldw	fp,0(sp)
 400b1b0:	dec00204 	addi	sp,sp,8
 400b1b4:	f800283a 	ret

0400b1b8 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
 400b1b8:	defffc04 	addi	sp,sp,-16
 400b1bc:	dfc00315 	stw	ra,12(sp)
 400b1c0:	df000215 	stw	fp,8(sp)
 400b1c4:	df000204 	addi	fp,sp,8
 400b1c8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 400b1cc:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
 400b1d0:	e13fff17 	ldw	r4,-4(fp)
 400b1d4:	400b2440 	call	400b244 <alt_epcs_flash_query>
 400b1d8:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
 400b1dc:	e0bffe17 	ldw	r2,-8(fp)
 400b1e0:	1004c03a 	cmpne	r2,r2,zero
 400b1e4:	1000031e 	bne	r2,zero,400b1f4 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
 400b1e8:	e13fff17 	ldw	r4,-4(fp)
 400b1ec:	400b20c0 	call	400b20c <alt_flash_device_register>
 400b1f0:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
 400b1f4:	e0bffe17 	ldw	r2,-8(fp)
}
 400b1f8:	e037883a 	mov	sp,fp
 400b1fc:	dfc00117 	ldw	ra,4(sp)
 400b200:	df000017 	ldw	fp,0(sp)
 400b204:	dec00204 	addi	sp,sp,8
 400b208:	f800283a 	ret

0400b20c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
 400b20c:	defffd04 	addi	sp,sp,-12
 400b210:	dfc00215 	stw	ra,8(sp)
 400b214:	df000115 	stw	fp,4(sp)
 400b218:	df000104 	addi	fp,sp,4
 400b21c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 400b220:	e13fff17 	ldw	r4,-4(fp)
 400b224:	01410074 	movhi	r5,1025
 400b228:	29439404 	addi	r5,r5,3664
 400b22c:	400d9b00 	call	400d9b0 <alt_dev_llist_insert>
}
 400b230:	e037883a 	mov	sp,fp
 400b234:	dfc00117 	ldw	ra,4(sp)
 400b238:	df000017 	ldw	fp,0(sp)
 400b23c:	dec00204 	addi	sp,sp,8
 400b240:	f800283a 	ret

0400b244 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
 400b244:	defffc04 	addi	sp,sp,-16
 400b248:	dfc00315 	stw	ra,12(sp)
 400b24c:	df000215 	stw	fp,8(sp)
 400b250:	df000204 	addi	fp,sp,8
 400b254:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 400b258:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
 400b25c:	e0bfff17 	ldw	r2,-4(fp)
 400b260:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
 400b264:	e0bfff17 	ldw	r2,-4(fp)
 400b268:	11002d17 	ldw	r4,180(r2)
 400b26c:	400d5300 	call	400d530 <epcs_read_electronic_signature>
 400b270:	10c03fcc 	andi	r3,r2,255
 400b274:	e0bfff17 	ldw	r2,-4(fp)
 400b278:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
 400b27c:	e0bfff17 	ldw	r2,-4(fp)
 400b280:	10802f17 	ldw	r2,188(r2)
 400b284:	10800598 	cmpnei	r2,r2,22
 400b288:	10000a1e 	bne	r2,zero,400b2b4 <alt_epcs_flash_query+0x70>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
 400b28c:	e0ffff17 	ldw	r3,-4(fp)
 400b290:	00802034 	movhi	r2,128
 400b294:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
 400b298:	e0ffff17 	ldw	r3,-4(fp)
 400b29c:	00802004 	movi	r2,128
 400b2a0:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 400b2a4:	e0ffff17 	ldw	r3,-4(fp)
 400b2a8:	00800074 	movhi	r2,1
 400b2ac:	18801015 	stw	r2,64(r3)
 400b2b0:	00007306 	br	400b480 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
 400b2b4:	e0bfff17 	ldw	r2,-4(fp)
 400b2b8:	10802f17 	ldw	r2,188(r2)
 400b2bc:	10800518 	cmpnei	r2,r2,20
 400b2c0:	10000a1e 	bne	r2,zero,400b2ec <alt_epcs_flash_query+0xa8>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
 400b2c4:	e0ffff17 	ldw	r3,-4(fp)
 400b2c8:	00800834 	movhi	r2,32
 400b2cc:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
 400b2d0:	e0ffff17 	ldw	r3,-4(fp)
 400b2d4:	00800804 	movi	r2,32
 400b2d8:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 400b2dc:	e0ffff17 	ldw	r3,-4(fp)
 400b2e0:	00800074 	movhi	r2,1
 400b2e4:	18801015 	stw	r2,64(r3)
 400b2e8:	00006506 	br	400b480 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
 400b2ec:	e0bfff17 	ldw	r2,-4(fp)
 400b2f0:	10802f17 	ldw	r2,188(r2)
 400b2f4:	108004d8 	cmpnei	r2,r2,19
 400b2f8:	10000a1e 	bne	r2,zero,400b324 <alt_epcs_flash_query+0xe0>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
 400b2fc:	e0ffff17 	ldw	r3,-4(fp)
 400b300:	00800434 	movhi	r2,16
 400b304:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
 400b308:	e0ffff17 	ldw	r3,-4(fp)
 400b30c:	00800404 	movi	r2,16
 400b310:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 400b314:	e0ffff17 	ldw	r3,-4(fp)
 400b318:	00800074 	movhi	r2,1
 400b31c:	18801015 	stw	r2,64(r3)
 400b320:	00005706 	br	400b480 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
 400b324:	e0bfff17 	ldw	r2,-4(fp)
 400b328:	10802f17 	ldw	r2,188(r2)
 400b32c:	10800498 	cmpnei	r2,r2,18
 400b330:	10000a1e 	bne	r2,zero,400b35c <alt_epcs_flash_query+0x118>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
 400b334:	e0ffff17 	ldw	r3,-4(fp)
 400b338:	00800234 	movhi	r2,8
 400b33c:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
 400b340:	e0ffff17 	ldw	r3,-4(fp)
 400b344:	00800204 	movi	r2,8
 400b348:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 400b34c:	e0ffff17 	ldw	r3,-4(fp)
 400b350:	00800074 	movhi	r2,1
 400b354:	18801015 	stw	r2,64(r3)
 400b358:	00004906 	br	400b480 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
 400b35c:	e0bfff17 	ldw	r2,-4(fp)
 400b360:	10802f17 	ldw	r2,188(r2)
 400b364:	10800418 	cmpnei	r2,r2,16
 400b368:	10000a1e 	bne	r2,zero,400b394 <alt_epcs_flash_query+0x150>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
 400b36c:	e0ffff17 	ldw	r3,-4(fp)
 400b370:	008000b4 	movhi	r2,2
 400b374:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
 400b378:	e0ffff17 	ldw	r3,-4(fp)
 400b37c:	00800104 	movi	r2,4
 400b380:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
 400b384:	e0ffff17 	ldw	r3,-4(fp)
 400b388:	00a00014 	movui	r2,32768
 400b38c:	18801015 	stw	r2,64(r3)
 400b390:	00003b06 	br	400b480 <alt_epcs_flash_query+0x23c>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
 400b394:	e0bfff17 	ldw	r2,-4(fp)
 400b398:	11002d17 	ldw	r4,180(r2)
 400b39c:	400d59c0 	call	400d59c <epcs_read_device_id>
 400b3a0:	1007883a 	mov	r3,r2
 400b3a4:	e0bfff17 	ldw	r2,-4(fp)
 400b3a8:	10c02f15 	stw	r3,188(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
 400b3ac:	e0bfff17 	ldw	r2,-4(fp)
 400b3b0:	10c02f17 	ldw	r3,188(r2)
 400b3b4:	00804034 	movhi	r2,256
 400b3b8:	10bfffc4 	addi	r2,r2,-1
 400b3bc:	1886703a 	and	r3,r3,r2
 400b3c0:	00800874 	movhi	r2,33
 400b3c4:	10ae8604 	addi	r2,r2,-17896
 400b3c8:	18800a1e 	bne	r3,r2,400b3f4 <alt_epcs_flash_query+0x1b0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 400b3cc:	e0ffff17 	ldw	r3,-4(fp)
 400b3d0:	00804034 	movhi	r2,256
 400b3d4:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
 400b3d8:	e0ffff17 	ldw	r3,-4(fp)
 400b3dc:	00804004 	movi	r2,256
 400b3e0:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 400b3e4:	e0ffff17 	ldw	r3,-4(fp)
 400b3e8:	00800074 	movhi	r2,1
 400b3ec:	18801015 	stw	r2,64(r3)
 400b3f0:	00002306 	br	400b480 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
 400b3f4:	e0bfff17 	ldw	r2,-4(fp)
 400b3f8:	10802f17 	ldw	r2,188(r2)
 400b3fc:	10803fcc 	andi	r2,r2,255
 400b400:	10800618 	cmpnei	r2,r2,24
 400b404:	10000a1e 	bne	r2,zero,400b430 <alt_epcs_flash_query+0x1ec>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 400b408:	e0ffff17 	ldw	r3,-4(fp)
 400b40c:	00804034 	movhi	r2,256
 400b410:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
 400b414:	e0ffff17 	ldw	r3,-4(fp)
 400b418:	00801004 	movi	r2,64
 400b41c:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;
 400b420:	e0ffff17 	ldw	r3,-4(fp)
 400b424:	00800134 	movhi	r2,4
 400b428:	18801015 	stw	r2,64(r3)
 400b42c:	00001406 	br	400b480 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
 400b430:	e0bfff17 	ldw	r2,-4(fp)
 400b434:	10802f17 	ldw	r2,188(r2)
 400b438:	10803fcc 	andi	r2,r2,255
 400b43c:	10800658 	cmpnei	r2,r2,25
 400b440:	10000d1e 	bne	r2,zero,400b478 <alt_epcs_flash_query+0x234>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
 400b444:	e0ffff17 	ldw	r3,-4(fp)
 400b448:	00808034 	movhi	r2,512
 400b44c:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
 400b450:	e0ffff17 	ldw	r3,-4(fp)
 400b454:	00808004 	movi	r2,512
 400b458:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 400b45c:	e0ffff17 	ldw	r3,-4(fp)
 400b460:	00800074 	movhi	r2,1
 400b464:	18801015 	stw	r2,64(r3)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
 400b468:	e0ffff17 	ldw	r3,-4(fp)
 400b46c:	00800044 	movi	r2,1
 400b470:	18803115 	stw	r2,196(r3)
 400b474:	00000206 	br	400b480 <alt_epcs_flash_query+0x23c>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
 400b478:	00bffb44 	movi	r2,-19
 400b47c:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 400b480:	e0bfff17 	ldw	r2,-4(fp)
 400b484:	10800e17 	ldw	r2,56(r2)
 400b488:	1007883a 	mov	r3,r2
 400b48c:	e0bfff17 	ldw	r2,-4(fp)
 400b490:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
 400b494:	e0ffff17 	ldw	r3,-4(fp)
 400b498:	00800044 	movi	r2,1
 400b49c:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
 400b4a0:	e0bfff17 	ldw	r2,-4(fp)
 400b4a4:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
 400b4a8:	e0ffff17 	ldw	r3,-4(fp)
 400b4ac:	00804004 	movi	r2,256
 400b4b0:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
 400b4b4:	e0bffe17 	ldw	r2,-8(fp)
}
 400b4b8:	e037883a 	mov	sp,fp
 400b4bc:	dfc00117 	ldw	ra,4(sp)
 400b4c0:	df000017 	ldw	fp,0(sp)
 400b4c4:	dec00204 	addi	sp,sp,8
 400b4c8:	f800283a 	ret

0400b4cc <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
 400b4cc:	deffeb04 	addi	sp,sp,-84
 400b4d0:	dfc01415 	stw	ra,80(sp)
 400b4d4:	df001315 	stw	fp,76(sp)
 400b4d8:	df001304 	addi	fp,sp,76
 400b4dc:	e13ff915 	stw	r4,-28(fp)
 400b4e0:	e17ffa15 	stw	r5,-24(fp)
 400b4e4:	e1bffb15 	stw	r6,-20(fp)
 400b4e8:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
 400b4ec:	00800804 	movi	r2,32
 400b4f0:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
 400b4f4:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
 400b4f8:	00002c06 	br	400b5ac <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
 400b4fc:	e0bff017 	ldw	r2,-64(fp)
 400b500:	e0bfff15 	stw	r2,-4(fp)
 400b504:	e0fffc17 	ldw	r3,-16(fp)
 400b508:	e0fffe15 	stw	r3,-8(fp)
 400b50c:	e0bfff17 	ldw	r2,-4(fp)
 400b510:	e0fffe17 	ldw	r3,-8(fp)
 400b514:	10c0022e 	bgeu	r2,r3,400b520 <alt_epcs_flash_memcmp+0x54>
 400b518:	e0bfff17 	ldw	r2,-4(fp)
 400b51c:	e0bffe15 	stw	r2,-8(fp)
 400b520:	e0fffe17 	ldw	r3,-8(fp)
 400b524:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
 400b528:	e0fffb17 	ldw	r3,-20(fp)
 400b52c:	e0bfef17 	ldw	r2,-68(fp)
 400b530:	188b883a 	add	r5,r3,r2
 400b534:	e1bff104 	addi	r6,fp,-60
 400b538:	e13ff917 	ldw	r4,-28(fp)
 400b53c:	e1ffee17 	ldw	r7,-72(fp)
 400b540:	400bb040 	call	400bb04 <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
 400b544:	1004403a 	cmpge	r2,r2,zero
 400b548:	1000031e 	bne	r2,zero,400b558 <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
 400b54c:	00bfffc4 	movi	r2,-1
 400b550:	e0bffd15 	stw	r2,-12(fp)
 400b554:	00001906 	br	400b5bc <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
 400b558:	e0fffa17 	ldw	r3,-24(fp)
 400b55c:	e0bfef17 	ldw	r2,-68(fp)
 400b560:	1889883a 	add	r4,r3,r2
 400b564:	e1bfee17 	ldw	r6,-72(fp)
 400b568:	e17ff104 	addi	r5,fp,-60
 400b56c:	400ea9c0 	call	400ea9c <memcmp>
 400b570:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
 400b574:	e0bfed17 	ldw	r2,-76(fp)
 400b578:	1005003a 	cmpeq	r2,r2,zero
 400b57c:	1000031e 	bne	r2,zero,400b58c <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
 400b580:	e0ffed17 	ldw	r3,-76(fp)
 400b584:	e0fffd15 	stw	r3,-12(fp)
 400b588:	00000c06 	br	400b5bc <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
 400b58c:	e0ffee17 	ldw	r3,-72(fp)
 400b590:	e0bffc17 	ldw	r2,-16(fp)
 400b594:	10c5c83a 	sub	r2,r2,r3
 400b598:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
 400b59c:	e0ffef17 	ldw	r3,-68(fp)
 400b5a0:	e0bfee17 	ldw	r2,-72(fp)
 400b5a4:	1885883a 	add	r2,r3,r2
 400b5a8:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
 400b5ac:	e0bffc17 	ldw	r2,-16(fp)
 400b5b0:	1004c03a 	cmpne	r2,r2,zero
 400b5b4:	103fd11e 	bne	r2,zero,400b4fc <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
 400b5b8:	e03ffd15 	stw	zero,-12(fp)
 400b5bc:	e0bffd17 	ldw	r2,-12(fp)
}
 400b5c0:	e037883a 	mov	sp,fp
 400b5c4:	dfc00117 	ldw	ra,4(sp)
 400b5c8:	df000017 	ldw	fp,0(sp)
 400b5cc:	dec00204 	addi	sp,sp,8
 400b5d0:	f800283a 	ret

0400b5d4 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
 400b5d4:	defff204 	addi	sp,sp,-56
 400b5d8:	dfc00d15 	stw	ra,52(sp)
 400b5dc:	df000c15 	stw	fp,48(sp)
 400b5e0:	df000c04 	addi	fp,sp,48
 400b5e4:	e13ffa15 	stw	r4,-24(fp)
 400b5e8:	e17ffb15 	stw	r5,-20(fp)
 400b5ec:	e1bffc15 	stw	r6,-16(fp)
 400b5f0:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
 400b5f4:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 400b5f8:	e03ff815 	stw	zero,-32(fp)
 400b5fc:	00008b06 	br	400b82c <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
 400b600:	e0bff817 	ldw	r2,-32(fp)
 400b604:	e0fffa17 	ldw	r3,-24(fp)
 400b608:	1004913a 	slli	r2,r2,4
 400b60c:	10c5883a 	add	r2,r2,r3
 400b610:	10800d04 	addi	r2,r2,52
 400b614:	10c00017 	ldw	r3,0(r2)
 400b618:	e0bffb17 	ldw	r2,-20(fp)
 400b61c:	10c08016 	blt	r2,r3,400b820 <alt_epcs_flash_write+0x24c>
 400b620:	e0bff817 	ldw	r2,-32(fp)
 400b624:	e0fffa17 	ldw	r3,-24(fp)
 400b628:	1004913a 	slli	r2,r2,4
 400b62c:	10c5883a 	add	r2,r2,r3
 400b630:	10800d04 	addi	r2,r2,52
 400b634:	11000017 	ldw	r4,0(r2)
 400b638:	e0bff817 	ldw	r2,-32(fp)
 400b63c:	e0fffa17 	ldw	r3,-24(fp)
 400b640:	1004913a 	slli	r2,r2,4
 400b644:	10c5883a 	add	r2,r2,r3
 400b648:	10800e04 	addi	r2,r2,56
 400b64c:	10800017 	ldw	r2,0(r2)
 400b650:	2087883a 	add	r3,r4,r2
 400b654:	e0bffb17 	ldw	r2,-20(fp)
 400b658:	10c0710e 	bge	r2,r3,400b820 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
 400b65c:	e0bff817 	ldw	r2,-32(fp)
 400b660:	e0fffa17 	ldw	r3,-24(fp)
 400b664:	1004913a 	slli	r2,r2,4
 400b668:	10c5883a 	add	r2,r2,r3
 400b66c:	10800d04 	addi	r2,r2,52
 400b670:	10800017 	ldw	r2,0(r2)
 400b674:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 400b678:	e03ff715 	stw	zero,-36(fp)
 400b67c:	00006006 	br	400b800 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
 400b680:	e0fffb17 	ldw	r3,-20(fp)
 400b684:	e0bff517 	ldw	r2,-44(fp)
 400b688:	18805116 	blt	r3,r2,400b7d0 <alt_epcs_flash_write+0x1fc>
 400b68c:	e0bff817 	ldw	r2,-32(fp)
 400b690:	e0fffa17 	ldw	r3,-24(fp)
 400b694:	1004913a 	slli	r2,r2,4
 400b698:	10c5883a 	add	r2,r2,r3
 400b69c:	10801004 	addi	r2,r2,64
 400b6a0:	10c00017 	ldw	r3,0(r2)
 400b6a4:	e0bff517 	ldw	r2,-44(fp)
 400b6a8:	1887883a 	add	r3,r3,r2
 400b6ac:	e0bffb17 	ldw	r2,-20(fp)
 400b6b0:	10c0470e 	bge	r2,r3,400b7d0 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
 400b6b4:	e0bff817 	ldw	r2,-32(fp)
 400b6b8:	e0fffa17 	ldw	r3,-24(fp)
 400b6bc:	1004913a 	slli	r2,r2,4
 400b6c0:	10c5883a 	add	r2,r2,r3
 400b6c4:	10801004 	addi	r2,r2,64
 400b6c8:	10c00017 	ldw	r3,0(r2)
 400b6cc:	e0bff517 	ldw	r2,-44(fp)
 400b6d0:	1887883a 	add	r3,r3,r2
 400b6d4:	e0bffb17 	ldw	r2,-20(fp)
 400b6d8:	1885c83a 	sub	r2,r3,r2
 400b6dc:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
 400b6e0:	e0bff617 	ldw	r2,-40(fp)
 400b6e4:	e0bfff15 	stw	r2,-4(fp)
 400b6e8:	e0fffd17 	ldw	r3,-12(fp)
 400b6ec:	e0fffe15 	stw	r3,-8(fp)
 400b6f0:	e0bfff17 	ldw	r2,-4(fp)
 400b6f4:	e0fffe17 	ldw	r3,-8(fp)
 400b6f8:	10c0020e 	bge	r2,r3,400b704 <alt_epcs_flash_write+0x130>
 400b6fc:	e0bfff17 	ldw	r2,-4(fp)
 400b700:	e0bffe15 	stw	r2,-8(fp)
 400b704:	e0fffe17 	ldw	r3,-8(fp)
 400b708:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
 400b70c:	e1fff617 	ldw	r7,-40(fp)
 400b710:	e13ffa17 	ldw	r4,-24(fp)
 400b714:	e17ffc17 	ldw	r5,-16(fp)
 400b718:	e1bffb17 	ldw	r6,-20(fp)
 400b71c:	400b4cc0 	call	400b4cc <alt_epcs_flash_memcmp>
 400b720:	1005003a 	cmpeq	r2,r2,zero
 400b724:	1000131e 	bne	r2,zero,400b774 <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
 400b728:	e0bffa17 	ldw	r2,-24(fp)
 400b72c:	10800817 	ldw	r2,32(r2)
 400b730:	e13ffa17 	ldw	r4,-24(fp)
 400b734:	e17ff517 	ldw	r5,-44(fp)
 400b738:	103ee83a 	callr	r2
 400b73c:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
 400b740:	e0bff917 	ldw	r2,-28(fp)
 400b744:	1004c03a 	cmpne	r2,r2,zero
 400b748:	10000a1e 	bne	r2,zero,400b774 <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
 400b74c:	e0bffa17 	ldw	r2,-24(fp)
 400b750:	10c00917 	ldw	r3,36(r2)
 400b754:	e0bff617 	ldw	r2,-40(fp)
 400b758:	d8800015 	stw	r2,0(sp)
 400b75c:	e13ffa17 	ldw	r4,-24(fp)
 400b760:	e17ff517 	ldw	r5,-44(fp)
 400b764:	e1bffb17 	ldw	r6,-20(fp)
 400b768:	e1fffc17 	ldw	r7,-16(fp)
 400b76c:	183ee83a 	callr	r3
 400b770:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
 400b774:	e0fffd17 	ldw	r3,-12(fp)
 400b778:	e0bff617 	ldw	r2,-40(fp)
 400b77c:	18802f26 	beq	r3,r2,400b83c <alt_epcs_flash_write+0x268>
 400b780:	e0bff917 	ldw	r2,-28(fp)
 400b784:	1004c03a 	cmpne	r2,r2,zero
 400b788:	10002c1e 	bne	r2,zero,400b83c <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
 400b78c:	e0fffd17 	ldw	r3,-12(fp)
 400b790:	e0bff617 	ldw	r2,-40(fp)
 400b794:	1885c83a 	sub	r2,r3,r2
 400b798:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
 400b79c:	e0bff817 	ldw	r2,-32(fp)
 400b7a0:	e0fffa17 	ldw	r3,-24(fp)
 400b7a4:	1004913a 	slli	r2,r2,4
 400b7a8:	10c5883a 	add	r2,r2,r3
 400b7ac:	10801004 	addi	r2,r2,64
 400b7b0:	10c00017 	ldw	r3,0(r2)
 400b7b4:	e0bff517 	ldw	r2,-44(fp)
 400b7b8:	1885883a 	add	r2,r3,r2
 400b7bc:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
 400b7c0:	e0fffc17 	ldw	r3,-16(fp)
 400b7c4:	e0bff617 	ldw	r2,-40(fp)
 400b7c8:	1885883a 	add	r2,r3,r2
 400b7cc:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
 400b7d0:	e0bff817 	ldw	r2,-32(fp)
 400b7d4:	e0fffa17 	ldw	r3,-24(fp)
 400b7d8:	1004913a 	slli	r2,r2,4
 400b7dc:	10c5883a 	add	r2,r2,r3
 400b7e0:	10801004 	addi	r2,r2,64
 400b7e4:	10c00017 	ldw	r3,0(r2)
 400b7e8:	e0bff517 	ldw	r2,-44(fp)
 400b7ec:	10c5883a 	add	r2,r2,r3
 400b7f0:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 400b7f4:	e0bff717 	ldw	r2,-36(fp)
 400b7f8:	10800044 	addi	r2,r2,1
 400b7fc:	e0bff715 	stw	r2,-36(fp)
 400b800:	e0bff817 	ldw	r2,-32(fp)
 400b804:	e0fffa17 	ldw	r3,-24(fp)
 400b808:	1004913a 	slli	r2,r2,4
 400b80c:	10c5883a 	add	r2,r2,r3
 400b810:	10800f04 	addi	r2,r2,60
 400b814:	10c00017 	ldw	r3,0(r2)
 400b818:	e0bff717 	ldw	r2,-36(fp)
 400b81c:	10ff9816 	blt	r2,r3,400b680 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 400b820:	e0bff817 	ldw	r2,-32(fp)
 400b824:	10800044 	addi	r2,r2,1
 400b828:	e0bff815 	stw	r2,-32(fp)
 400b82c:	e0bffa17 	ldw	r2,-24(fp)
 400b830:	10c00c17 	ldw	r3,48(r2)
 400b834:	e0bff817 	ldw	r2,-32(fp)
 400b838:	10ff7116 	blt	r2,r3,400b600 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
 400b83c:	e0bff917 	ldw	r2,-28(fp)
}
 400b840:	e037883a 	mov	sp,fp
 400b844:	dfc00117 	ldw	ra,4(sp)
 400b848:	df000017 	ldw	fp,0(sp)
 400b84c:	dec00204 	addi	sp,sp,8
 400b850:	f800283a 	ret

0400b854 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
 400b854:	defffa04 	addi	sp,sp,-24
 400b858:	df000515 	stw	fp,20(sp)
 400b85c:	df000504 	addi	fp,sp,20
 400b860:	e13ffd15 	stw	r4,-12(fp)
 400b864:	e17ffe15 	stw	r5,-8(fp)
 400b868:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 400b86c:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
 400b870:	e0bffd17 	ldw	r2,-12(fp)
 400b874:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
 400b878:	e0bffb17 	ldw	r2,-20(fp)
 400b87c:	10c00c17 	ldw	r3,48(r2)
 400b880:	e0bfff17 	ldw	r2,-4(fp)
 400b884:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
 400b888:	e0bffb17 	ldw	r2,-20(fp)
 400b88c:	10800c17 	ldw	r2,48(r2)
 400b890:	1004c03a 	cmpne	r2,r2,zero
 400b894:	1000031e 	bne	r2,zero,400b8a4 <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
 400b898:	00bffec4 	movi	r2,-5
 400b89c:	e0bffc15 	stw	r2,-16(fp)
 400b8a0:	00000b06 	br	400b8d0 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 400b8a4:	e0bffb17 	ldw	r2,-20(fp)
 400b8a8:	10800c17 	ldw	r2,48(r2)
 400b8ac:	10800250 	cmplti	r2,r2,9
 400b8b0:	1000031e 	bne	r2,zero,400b8c0 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
 400b8b4:	00bffd04 	movi	r2,-12
 400b8b8:	e0bffc15 	stw	r2,-16(fp)
 400b8bc:	00000406 	br	400b8d0 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
 400b8c0:	e0bffb17 	ldw	r2,-20(fp)
 400b8c4:	10c00d04 	addi	r3,r2,52
 400b8c8:	e0bffe17 	ldw	r2,-8(fp)
 400b8cc:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
 400b8d0:	e0bffc17 	ldw	r2,-16(fp)
}
 400b8d4:	e037883a 	mov	sp,fp
 400b8d8:	df000017 	ldw	fp,0(sp)
 400b8dc:	dec00104 	addi	sp,sp,4
 400b8e0:	f800283a 	ret

0400b8e4 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
 400b8e4:	defffa04 	addi	sp,sp,-24
 400b8e8:	dfc00515 	stw	ra,20(sp)
 400b8ec:	df000415 	stw	fp,16(sp)
 400b8f0:	df000404 	addi	fp,sp,16
 400b8f4:	e13ffe15 	stw	r4,-8(fp)
 400b8f8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 400b8fc:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 400b900:	e0bffe17 	ldw	r2,-8(fp)
 400b904:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
 400b908:	e13ffe17 	ldw	r4,-8(fp)
 400b90c:	e17fff17 	ldw	r5,-4(fp)
 400b910:	400b9540 	call	400b954 <alt_epcs_test_address>
 400b914:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
 400b918:	e0bffd17 	ldw	r2,-12(fp)
 400b91c:	1004803a 	cmplt	r2,r2,zero
 400b920:	1000061e 	bne	r2,zero,400b93c <alt_epcs_flash_erase_block+0x58>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
 400b924:	e0bffc17 	ldw	r2,-16(fp)
 400b928:	11002d17 	ldw	r4,180(r2)
 400b92c:	e17fff17 	ldw	r5,-4(fp)
 400b930:	e0bffc17 	ldw	r2,-16(fp)
 400b934:	11803117 	ldw	r6,196(r2)
 400b938:	400d0580 	call	400d058 <epcs_sector_erase>
  }
  return ret_code;
 400b93c:	e0bffd17 	ldw	r2,-12(fp)
}
 400b940:	e037883a 	mov	sp,fp
 400b944:	dfc00117 	ldw	ra,4(sp)
 400b948:	df000017 	ldw	fp,0(sp)
 400b94c:	dec00204 	addi	sp,sp,8
 400b950:	f800283a 	ret

0400b954 <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
 400b954:	defff904 	addi	sp,sp,-28
 400b958:	df000615 	stw	fp,24(sp)
 400b95c:	df000604 	addi	fp,sp,24
 400b960:	e13ffe15 	stw	r4,-8(fp)
 400b964:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 400b968:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 400b96c:	e0bffe17 	ldw	r2,-8(fp)
 400b970:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 400b974:	e0bffc17 	ldw	r2,-16(fp)
 400b978:	10800c17 	ldw	r2,48(r2)
 400b97c:	10bfffc4 	addi	r2,r2,-1
 400b980:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
 400b984:	e0bffb17 	ldw	r2,-20(fp)
 400b988:	e0fffc17 	ldw	r3,-16(fp)
 400b98c:	1004913a 	slli	r2,r2,4
 400b990:	10c5883a 	add	r2,r2,r3
 400b994:	10800d04 	addi	r2,r2,52
 400b998:	11000017 	ldw	r4,0(r2)
 400b99c:	e0bffb17 	ldw	r2,-20(fp)
 400b9a0:	e0fffc17 	ldw	r3,-16(fp)
 400b9a4:	1004913a 	slli	r2,r2,4
 400b9a8:	10c5883a 	add	r2,r2,r3
 400b9ac:	10800e04 	addi	r2,r2,56
 400b9b0:	10800017 	ldw	r2,0(r2)
 400b9b4:	2085883a 	add	r2,r4,r2
 400b9b8:	10bfffc4 	addi	r2,r2,-1
 400b9bc:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
 400b9c0:	e0ffff17 	ldw	r3,-4(fp)
 400b9c4:	e0bffa17 	ldw	r2,-24(fp)
 400b9c8:	10c0022e 	bgeu	r2,r3,400b9d4 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
 400b9cc:	00bffec4 	movi	r2,-5
 400b9d0:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
 400b9d4:	e0bffd17 	ldw	r2,-12(fp)
}
 400b9d8:	e037883a 	mov	sp,fp
 400b9dc:	df000017 	ldw	fp,0(sp)
 400b9e0:	dec00104 	addi	sp,sp,4
 400b9e4:	f800283a 	ret

0400b9e8 <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 400b9e8:	defff204 	addi	sp,sp,-56
 400b9ec:	dfc00d15 	stw	ra,52(sp)
 400b9f0:	df000c15 	stw	fp,48(sp)
 400b9f4:	df000c04 	addi	fp,sp,48
 400b9f8:	e13ffa15 	stw	r4,-24(fp)
 400b9fc:	e17ffb15 	stw	r5,-20(fp)
 400ba00:	e1bffc15 	stw	r6,-16(fp)
 400ba04:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 400ba08:	e0bffa17 	ldw	r2,-24(fp)
 400ba0c:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
 400ba10:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
 400ba14:	e13ffa17 	ldw	r4,-24(fp)
 400ba18:	e17ffc17 	ldw	r5,-16(fp)
 400ba1c:	400b9540 	call	400b954 <alt_epcs_test_address>
 400ba20:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
 400ba24:	e0bff917 	ldw	r2,-28(fp)
 400ba28:	1004803a 	cmplt	r2,r2,zero
 400ba2c:	10002f1e 	bne	r2,zero,400baec <alt_epcs_flash_write_block+0x104>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 400ba30:	00002b06 	br	400bae0 <alt_epcs_flash_write_block+0xf8>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
 400ba34:	e0bff817 	ldw	r2,-32(fp)
 400ba38:	10c03017 	ldw	r3,192(r2)
 400ba3c:	e0bffc17 	ldw	r2,-16(fp)
 400ba40:	1887883a 	add	r3,r3,r2
 400ba44:	e0bff817 	ldw	r2,-32(fp)
 400ba48:	10803017 	ldw	r2,192(r2)
 400ba4c:	0085c83a 	sub	r2,zero,r2
 400ba50:	1884703a 	and	r2,r3,r2
 400ba54:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
 400ba58:	e0fff517 	ldw	r3,-44(fp)
 400ba5c:	e0bffc17 	ldw	r2,-16(fp)
 400ba60:	1885c83a 	sub	r2,r3,r2
 400ba64:	e0c00217 	ldw	r3,8(fp)
 400ba68:	e0ffff15 	stw	r3,-4(fp)
 400ba6c:	e0bffe15 	stw	r2,-8(fp)
 400ba70:	e0bfff17 	ldw	r2,-4(fp)
 400ba74:	e0fffe17 	ldw	r3,-8(fp)
 400ba78:	10c0020e 	bge	r2,r3,400ba84 <alt_epcs_flash_write_block+0x9c>
 400ba7c:	e0bfff17 	ldw	r2,-4(fp)
 400ba80:	e0bffe15 	stw	r2,-8(fp)
 400ba84:	e0fffe17 	ldw	r3,-8(fp)
 400ba88:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 400ba8c:	e0bff817 	ldw	r2,-32(fp)
 400ba90:	11002d17 	ldw	r4,180(r2)
 400ba94:	e0fffd17 	ldw	r3,-12(fp)
 400ba98:	e0bff717 	ldw	r2,-36(fp)
 400ba9c:	188d883a 	add	r6,r3,r2
 400baa0:	e0bff817 	ldw	r2,-32(fp)
 400baa4:	10803117 	ldw	r2,196(r2)
 400baa8:	d8800015 	stw	r2,0(sp)
 400baac:	e17ffc17 	ldw	r5,-16(fp)
 400bab0:	e1fff617 	ldw	r7,-40(fp)
 400bab4:	400d3c00 	call	400d3c0 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
 400bab8:	e0c00217 	ldw	r3,8(fp)
 400babc:	e0bff617 	ldw	r2,-40(fp)
 400bac0:	1885c83a 	sub	r2,r3,r2
 400bac4:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
 400bac8:	e0fff717 	ldw	r3,-36(fp)
 400bacc:	e0bff617 	ldw	r2,-40(fp)
 400bad0:	1885883a 	add	r2,r3,r2
 400bad4:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
 400bad8:	e0bff517 	ldw	r2,-44(fp)
 400badc:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 400bae0:	e0800217 	ldw	r2,8(fp)
 400bae4:	1004c03a 	cmpne	r2,r2,zero
 400bae8:	103fd21e 	bne	r2,zero,400ba34 <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
 400baec:	e0bff917 	ldw	r2,-28(fp)
}
 400baf0:	e037883a 	mov	sp,fp
 400baf4:	dfc00117 	ldw	ra,4(sp)
 400baf8:	df000017 	ldw	fp,0(sp)
 400bafc:	dec00204 	addi	sp,sp,8
 400bb00:	f800283a 	ret

0400bb04 <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
 400bb04:	defff704 	addi	sp,sp,-36
 400bb08:	dfc00815 	stw	ra,32(sp)
 400bb0c:	df000715 	stw	fp,28(sp)
 400bb10:	df000704 	addi	fp,sp,28
 400bb14:	e13ffc15 	stw	r4,-16(fp)
 400bb18:	e17ffd15 	stw	r5,-12(fp)
 400bb1c:	e1bffe15 	stw	r6,-8(fp)
 400bb20:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 400bb24:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 400bb28:	e0bffc17 	ldw	r2,-16(fp)
 400bb2c:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
 400bb30:	e13ffc17 	ldw	r4,-16(fp)
 400bb34:	e17ffd17 	ldw	r5,-12(fp)
 400bb38:	400b9540 	call	400b954 <alt_epcs_test_address>
 400bb3c:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
 400bb40:	e0bffb17 	ldw	r2,-20(fp)
 400bb44:	1004803a 	cmplt	r2,r2,zero
 400bb48:	10000e1e 	bne	r2,zero,400bb84 <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
 400bb4c:	e0bffa17 	ldw	r2,-24(fp)
 400bb50:	11002d17 	ldw	r4,180(r2)
 400bb54:	e1bffe17 	ldw	r6,-8(fp)
 400bb58:	e0bffa17 	ldw	r2,-24(fp)
 400bb5c:	10803117 	ldw	r2,196(r2)
 400bb60:	d8800015 	stw	r2,0(sp)
 400bb64:	e17ffd17 	ldw	r5,-12(fp)
 400bb68:	e1ffff17 	ldw	r7,-4(fp)
 400bb6c:	400d1c00 	call	400d1c0 <epcs_read_buffer>
 400bb70:	e0bffb15 	stw	r2,-20(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
 400bb74:	e0fffb17 	ldw	r3,-20(fp)
 400bb78:	e0bfff17 	ldw	r2,-4(fp)
 400bb7c:	1880011e 	bne	r3,r2,400bb84 <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
 400bb80:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
 400bb84:	e0bffb17 	ldw	r2,-20(fp)
}
 400bb88:	e037883a 	mov	sp,fp
 400bb8c:	dfc00117 	ldw	ra,4(sp)
 400bb90:	df000017 	ldw	fp,0(sp)
 400bb94:	dec00204 	addi	sp,sp,8
 400bb98:	f800283a 	ret

0400bb9c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400bb9c:	defffa04 	addi	sp,sp,-24
 400bba0:	dfc00515 	stw	ra,20(sp)
 400bba4:	df000415 	stw	fp,16(sp)
 400bba8:	df000404 	addi	fp,sp,16
 400bbac:	e13ffd15 	stw	r4,-12(fp)
 400bbb0:	e17ffe15 	stw	r5,-8(fp)
 400bbb4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400bbb8:	e0bffd17 	ldw	r2,-12(fp)
 400bbbc:	10800017 	ldw	r2,0(r2)
 400bbc0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 400bbc4:	e0bffc17 	ldw	r2,-16(fp)
 400bbc8:	11000a04 	addi	r4,r2,40
 400bbcc:	e0bffd17 	ldw	r2,-12(fp)
 400bbd0:	11c00217 	ldw	r7,8(r2)
 400bbd4:	e17ffe17 	ldw	r5,-8(fp)
 400bbd8:	e1bfff17 	ldw	r6,-4(fp)
 400bbdc:	400c1e40 	call	400c1e4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 400bbe0:	e037883a 	mov	sp,fp
 400bbe4:	dfc00117 	ldw	ra,4(sp)
 400bbe8:	df000017 	ldw	fp,0(sp)
 400bbec:	dec00204 	addi	sp,sp,8
 400bbf0:	f800283a 	ret

0400bbf4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400bbf4:	defffa04 	addi	sp,sp,-24
 400bbf8:	dfc00515 	stw	ra,20(sp)
 400bbfc:	df000415 	stw	fp,16(sp)
 400bc00:	df000404 	addi	fp,sp,16
 400bc04:	e13ffd15 	stw	r4,-12(fp)
 400bc08:	e17ffe15 	stw	r5,-8(fp)
 400bc0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400bc10:	e0bffd17 	ldw	r2,-12(fp)
 400bc14:	10800017 	ldw	r2,0(r2)
 400bc18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 400bc1c:	e0bffc17 	ldw	r2,-16(fp)
 400bc20:	11000a04 	addi	r4,r2,40
 400bc24:	e0bffd17 	ldw	r2,-12(fp)
 400bc28:	11c00217 	ldw	r7,8(r2)
 400bc2c:	e17ffe17 	ldw	r5,-8(fp)
 400bc30:	e1bfff17 	ldw	r6,-4(fp)
 400bc34:	400c4080 	call	400c408 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 400bc38:	e037883a 	mov	sp,fp
 400bc3c:	dfc00117 	ldw	ra,4(sp)
 400bc40:	df000017 	ldw	fp,0(sp)
 400bc44:	dec00204 	addi	sp,sp,8
 400bc48:	f800283a 	ret

0400bc4c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 400bc4c:	defffc04 	addi	sp,sp,-16
 400bc50:	dfc00315 	stw	ra,12(sp)
 400bc54:	df000215 	stw	fp,8(sp)
 400bc58:	df000204 	addi	fp,sp,8
 400bc5c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400bc60:	e0bfff17 	ldw	r2,-4(fp)
 400bc64:	10800017 	ldw	r2,0(r2)
 400bc68:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 400bc6c:	e0bffe17 	ldw	r2,-8(fp)
 400bc70:	11000a04 	addi	r4,r2,40
 400bc74:	e0bfff17 	ldw	r2,-4(fp)
 400bc78:	11400217 	ldw	r5,8(r2)
 400bc7c:	400c07c0 	call	400c07c <altera_avalon_jtag_uart_close>
}
 400bc80:	e037883a 	mov	sp,fp
 400bc84:	dfc00117 	ldw	ra,4(sp)
 400bc88:	df000017 	ldw	fp,0(sp)
 400bc8c:	dec00204 	addi	sp,sp,8
 400bc90:	f800283a 	ret

0400bc94 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 400bc94:	defffa04 	addi	sp,sp,-24
 400bc98:	dfc00515 	stw	ra,20(sp)
 400bc9c:	df000415 	stw	fp,16(sp)
 400bca0:	df000404 	addi	fp,sp,16
 400bca4:	e13ffd15 	stw	r4,-12(fp)
 400bca8:	e17ffe15 	stw	r5,-8(fp)
 400bcac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 400bcb0:	e0bffd17 	ldw	r2,-12(fp)
 400bcb4:	10800017 	ldw	r2,0(r2)
 400bcb8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 400bcbc:	e0bffc17 	ldw	r2,-16(fp)
 400bcc0:	11000a04 	addi	r4,r2,40
 400bcc4:	e17ffe17 	ldw	r5,-8(fp)
 400bcc8:	e1bfff17 	ldw	r6,-4(fp)
 400bccc:	400c0f00 	call	400c0f0 <altera_avalon_jtag_uart_ioctl>
}
 400bcd0:	e037883a 	mov	sp,fp
 400bcd4:	dfc00117 	ldw	ra,4(sp)
 400bcd8:	df000017 	ldw	fp,0(sp)
 400bcdc:	dec00204 	addi	sp,sp,8
 400bce0:	f800283a 	ret

0400bce4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 400bce4:	defffa04 	addi	sp,sp,-24
 400bce8:	dfc00515 	stw	ra,20(sp)
 400bcec:	df000415 	stw	fp,16(sp)
 400bcf0:	df000404 	addi	fp,sp,16
 400bcf4:	e13ffd15 	stw	r4,-12(fp)
 400bcf8:	e17ffe15 	stw	r5,-8(fp)
 400bcfc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400bd00:	e0fffd17 	ldw	r3,-12(fp)
 400bd04:	00800044 	movi	r2,1
 400bd08:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 400bd0c:	e0bffd17 	ldw	r2,-12(fp)
 400bd10:	10800017 	ldw	r2,0(r2)
 400bd14:	11000104 	addi	r4,r2,4
 400bd18:	e0bffd17 	ldw	r2,-12(fp)
 400bd1c:	10800817 	ldw	r2,32(r2)
 400bd20:	1007883a 	mov	r3,r2
 400bd24:	2005883a 	mov	r2,r4
 400bd28:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 400bd2c:	e13ffe17 	ldw	r4,-8(fp)
 400bd30:	e17fff17 	ldw	r5,-4(fp)
 400bd34:	d8000015 	stw	zero,0(sp)
 400bd38:	01810074 	movhi	r6,1025
 400bd3c:	31af6904 	addi	r6,r6,-16988
 400bd40:	e1fffd17 	ldw	r7,-12(fp)
 400bd44:	400dc8c0 	call	400dc8c <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 400bd48:	e0bffd17 	ldw	r2,-12(fp)
 400bd4c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 400bd50:	e0bffd17 	ldw	r2,-12(fp)
 400bd54:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400bd58:	00810074 	movhi	r2,1025
 400bd5c:	108aa204 	addi	r2,r2,10888
 400bd60:	10800017 	ldw	r2,0(r2)
 400bd64:	100b883a 	mov	r5,r2
 400bd68:	01810074 	movhi	r6,1025
 400bd6c:	31aff304 	addi	r6,r6,-16436
 400bd70:	e1fffd17 	ldw	r7,-12(fp)
 400bd74:	400d6cc0 	call	400d6cc <alt_alarm_start>
 400bd78:	1004403a 	cmpge	r2,r2,zero
 400bd7c:	1000041e 	bne	r2,zero,400bd90 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 400bd80:	e0fffd17 	ldw	r3,-12(fp)
 400bd84:	00a00034 	movhi	r2,32768
 400bd88:	10bfffc4 	addi	r2,r2,-1
 400bd8c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 400bd90:	e037883a 	mov	sp,fp
 400bd94:	dfc00117 	ldw	ra,4(sp)
 400bd98:	df000017 	ldw	fp,0(sp)
 400bd9c:	dec00204 	addi	sp,sp,8
 400bda0:	f800283a 	ret

0400bda4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 400bda4:	defff804 	addi	sp,sp,-32
 400bda8:	df000715 	stw	fp,28(sp)
 400bdac:	df000704 	addi	fp,sp,28
 400bdb0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 400bdb4:	e0bfff17 	ldw	r2,-4(fp)
 400bdb8:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 400bdbc:	e0bffe17 	ldw	r2,-8(fp)
 400bdc0:	10800017 	ldw	r2,0(r2)
 400bdc4:	e0bffd15 	stw	r2,-12(fp)
 400bdc8:	00000006 	br	400bdcc <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400bdcc:	e0bffd17 	ldw	r2,-12(fp)
 400bdd0:	10800104 	addi	r2,r2,4
 400bdd4:	10800037 	ldwio	r2,0(r2)
 400bdd8:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400bddc:	e0bffc17 	ldw	r2,-16(fp)
 400bde0:	1080c00c 	andi	r2,r2,768
 400bde4:	1005003a 	cmpeq	r2,r2,zero
 400bde8:	1000741e 	bne	r2,zero,400bfbc <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 400bdec:	e0bffc17 	ldw	r2,-16(fp)
 400bdf0:	1080400c 	andi	r2,r2,256
 400bdf4:	1005003a 	cmpeq	r2,r2,zero
 400bdf8:	1000351e 	bne	r2,zero,400bed0 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400bdfc:	00800074 	movhi	r2,1
 400be00:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400be04:	e0bffe17 	ldw	r2,-8(fp)
 400be08:	10800a17 	ldw	r2,40(r2)
 400be0c:	10800044 	addi	r2,r2,1
 400be10:	1081ffcc 	andi	r2,r2,2047
 400be14:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 400be18:	e0bffe17 	ldw	r2,-8(fp)
 400be1c:	10c00b17 	ldw	r3,44(r2)
 400be20:	e0bffa17 	ldw	r2,-24(fp)
 400be24:	18801626 	beq	r3,r2,400be80 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 400be28:	e0bffd17 	ldw	r2,-12(fp)
 400be2c:	10800037 	ldwio	r2,0(r2)
 400be30:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 400be34:	e0bffb17 	ldw	r2,-20(fp)
 400be38:	10a0000c 	andi	r2,r2,32768
 400be3c:	1005003a 	cmpeq	r2,r2,zero
 400be40:	10000f1e 	bne	r2,zero,400be80 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 400be44:	e0bffe17 	ldw	r2,-8(fp)
 400be48:	10c00a17 	ldw	r3,40(r2)
 400be4c:	e0bffb17 	ldw	r2,-20(fp)
 400be50:	1009883a 	mov	r4,r2
 400be54:	e0bffe17 	ldw	r2,-8(fp)
 400be58:	1885883a 	add	r2,r3,r2
 400be5c:	10800e04 	addi	r2,r2,56
 400be60:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400be64:	e0bffe17 	ldw	r2,-8(fp)
 400be68:	10800a17 	ldw	r2,40(r2)
 400be6c:	10800044 	addi	r2,r2,1
 400be70:	10c1ffcc 	andi	r3,r2,2047
 400be74:	e0bffe17 	ldw	r2,-8(fp)
 400be78:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 400be7c:	003fe106 	br	400be04 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 400be80:	e0bffb17 	ldw	r2,-20(fp)
 400be84:	10bfffec 	andhi	r2,r2,65535
 400be88:	1005003a 	cmpeq	r2,r2,zero
 400be8c:	1000101e 	bne	r2,zero,400bed0 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400be90:	e0bffe17 	ldw	r2,-8(fp)
 400be94:	10c00817 	ldw	r3,32(r2)
 400be98:	00bfff84 	movi	r2,-2
 400be9c:	1886703a 	and	r3,r3,r2
 400bea0:	e0bffe17 	ldw	r2,-8(fp)
 400bea4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 400bea8:	e0bffd17 	ldw	r2,-12(fp)
 400beac:	11000104 	addi	r4,r2,4
 400beb0:	e0bffe17 	ldw	r2,-8(fp)
 400beb4:	10800817 	ldw	r2,32(r2)
 400beb8:	1007883a 	mov	r3,r2
 400bebc:	2005883a 	mov	r2,r4
 400bec0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400bec4:	e0bffd17 	ldw	r2,-12(fp)
 400bec8:	10800104 	addi	r2,r2,4
 400becc:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 400bed0:	e0bffc17 	ldw	r2,-16(fp)
 400bed4:	1080800c 	andi	r2,r2,512
 400bed8:	1005003a 	cmpeq	r2,r2,zero
 400bedc:	103fbb1e 	bne	r2,zero,400bdcc <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 400bee0:	e0bffc17 	ldw	r2,-16(fp)
 400bee4:	10bfffec 	andhi	r2,r2,65535
 400bee8:	1004d43a 	srli	r2,r2,16
 400beec:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 400bef0:	00001506 	br	400bf48 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 400bef4:	e13ffd17 	ldw	r4,-12(fp)
 400bef8:	e0bffe17 	ldw	r2,-8(fp)
 400befc:	10c00d17 	ldw	r3,52(r2)
 400bf00:	e0bffe17 	ldw	r2,-8(fp)
 400bf04:	1885883a 	add	r2,r3,r2
 400bf08:	10820e04 	addi	r2,r2,2104
 400bf0c:	10800003 	ldbu	r2,0(r2)
 400bf10:	10c03fcc 	andi	r3,r2,255
 400bf14:	18c0201c 	xori	r3,r3,128
 400bf18:	18ffe004 	addi	r3,r3,-128
 400bf1c:	2005883a 	mov	r2,r4
 400bf20:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400bf24:	e0bffe17 	ldw	r2,-8(fp)
 400bf28:	10800d17 	ldw	r2,52(r2)
 400bf2c:	10800044 	addi	r2,r2,1
 400bf30:	10c1ffcc 	andi	r3,r2,2047
 400bf34:	e0bffe17 	ldw	r2,-8(fp)
 400bf38:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 400bf3c:	e0bff917 	ldw	r2,-28(fp)
 400bf40:	10bfffc4 	addi	r2,r2,-1
 400bf44:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 400bf48:	e0bff917 	ldw	r2,-28(fp)
 400bf4c:	1005003a 	cmpeq	r2,r2,zero
 400bf50:	1000051e 	bne	r2,zero,400bf68 <altera_avalon_jtag_uart_irq+0x1c4>
 400bf54:	e0bffe17 	ldw	r2,-8(fp)
 400bf58:	10c00d17 	ldw	r3,52(r2)
 400bf5c:	e0bffe17 	ldw	r2,-8(fp)
 400bf60:	10800c17 	ldw	r2,48(r2)
 400bf64:	18bfe31e 	bne	r3,r2,400bef4 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 400bf68:	e0bff917 	ldw	r2,-28(fp)
 400bf6c:	1005003a 	cmpeq	r2,r2,zero
 400bf70:	103f961e 	bne	r2,zero,400bdcc <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400bf74:	e0bffe17 	ldw	r2,-8(fp)
 400bf78:	10c00817 	ldw	r3,32(r2)
 400bf7c:	00bfff44 	movi	r2,-3
 400bf80:	1886703a 	and	r3,r3,r2
 400bf84:	e0bffe17 	ldw	r2,-8(fp)
 400bf88:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400bf8c:	e0bffe17 	ldw	r2,-8(fp)
 400bf90:	10800017 	ldw	r2,0(r2)
 400bf94:	11000104 	addi	r4,r2,4
 400bf98:	e0bffe17 	ldw	r2,-8(fp)
 400bf9c:	10800817 	ldw	r2,32(r2)
 400bfa0:	1007883a 	mov	r3,r2
 400bfa4:	2005883a 	mov	r2,r4
 400bfa8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400bfac:	e0bffd17 	ldw	r2,-12(fp)
 400bfb0:	10800104 	addi	r2,r2,4
 400bfb4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 400bfb8:	003f8406 	br	400bdcc <altera_avalon_jtag_uart_irq+0x28>
}
 400bfbc:	e037883a 	mov	sp,fp
 400bfc0:	df000017 	ldw	fp,0(sp)
 400bfc4:	dec00104 	addi	sp,sp,4
 400bfc8:	f800283a 	ret

0400bfcc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 400bfcc:	defffc04 	addi	sp,sp,-16
 400bfd0:	df000315 	stw	fp,12(sp)
 400bfd4:	df000304 	addi	fp,sp,12
 400bfd8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 400bfdc:	e0bfff17 	ldw	r2,-4(fp)
 400bfe0:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 400bfe4:	e0bffe17 	ldw	r2,-8(fp)
 400bfe8:	10800017 	ldw	r2,0(r2)
 400bfec:	10800104 	addi	r2,r2,4
 400bff0:	10800037 	ldwio	r2,0(r2)
 400bff4:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 400bff8:	e0bffd17 	ldw	r2,-12(fp)
 400bffc:	1081000c 	andi	r2,r2,1024
 400c000:	1005003a 	cmpeq	r2,r2,zero
 400c004:	10000c1e 	bne	r2,zero,400c038 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 400c008:	e0bffe17 	ldw	r2,-8(fp)
 400c00c:	10800017 	ldw	r2,0(r2)
 400c010:	11000104 	addi	r4,r2,4
 400c014:	e0bffe17 	ldw	r2,-8(fp)
 400c018:	10800817 	ldw	r2,32(r2)
 400c01c:	10810014 	ori	r2,r2,1024
 400c020:	1007883a 	mov	r3,r2
 400c024:	2005883a 	mov	r2,r4
 400c028:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 400c02c:	e0bffe17 	ldw	r2,-8(fp)
 400c030:	10000915 	stw	zero,36(r2)
 400c034:	00000a06 	br	400c060 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 400c038:	e0bffe17 	ldw	r2,-8(fp)
 400c03c:	10c00917 	ldw	r3,36(r2)
 400c040:	00a00034 	movhi	r2,32768
 400c044:	10bfff04 	addi	r2,r2,-4
 400c048:	10c00536 	bltu	r2,r3,400c060 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 400c04c:	e0bffe17 	ldw	r2,-8(fp)
 400c050:	10800917 	ldw	r2,36(r2)
 400c054:	10c00044 	addi	r3,r2,1
 400c058:	e0bffe17 	ldw	r2,-8(fp)
 400c05c:	10c00915 	stw	r3,36(r2)
 400c060:	00810074 	movhi	r2,1025
 400c064:	108aa204 	addi	r2,r2,10888
 400c068:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 400c06c:	e037883a 	mov	sp,fp
 400c070:	df000017 	ldw	fp,0(sp)
 400c074:	dec00104 	addi	sp,sp,4
 400c078:	f800283a 	ret

0400c07c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 400c07c:	defffc04 	addi	sp,sp,-16
 400c080:	df000315 	stw	fp,12(sp)
 400c084:	df000304 	addi	fp,sp,12
 400c088:	e13ffd15 	stw	r4,-12(fp)
 400c08c:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400c090:	00000706 	br	400c0b0 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 400c094:	e0bffe17 	ldw	r2,-8(fp)
 400c098:	1090000c 	andi	r2,r2,16384
 400c09c:	1005003a 	cmpeq	r2,r2,zero
 400c0a0:	1000031e 	bne	r2,zero,400c0b0 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 400c0a4:	00bffd44 	movi	r2,-11
 400c0a8:	e0bfff15 	stw	r2,-4(fp)
 400c0ac:	00000b06 	br	400c0dc <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400c0b0:	e0bffd17 	ldw	r2,-12(fp)
 400c0b4:	10c00d17 	ldw	r3,52(r2)
 400c0b8:	e0bffd17 	ldw	r2,-12(fp)
 400c0bc:	10800c17 	ldw	r2,48(r2)
 400c0c0:	18800526 	beq	r3,r2,400c0d8 <altera_avalon_jtag_uart_close+0x5c>
 400c0c4:	e0bffd17 	ldw	r2,-12(fp)
 400c0c8:	10c00917 	ldw	r3,36(r2)
 400c0cc:	e0bffd17 	ldw	r2,-12(fp)
 400c0d0:	10800117 	ldw	r2,4(r2)
 400c0d4:	18bfef36 	bltu	r3,r2,400c094 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 400c0d8:	e03fff15 	stw	zero,-4(fp)
 400c0dc:	e0bfff17 	ldw	r2,-4(fp)
}
 400c0e0:	e037883a 	mov	sp,fp
 400c0e4:	df000017 	ldw	fp,0(sp)
 400c0e8:	dec00104 	addi	sp,sp,4
 400c0ec:	f800283a 	ret

0400c0f0 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 400c0f0:	defff804 	addi	sp,sp,-32
 400c0f4:	df000715 	stw	fp,28(sp)
 400c0f8:	df000704 	addi	fp,sp,28
 400c0fc:	e13ffb15 	stw	r4,-20(fp)
 400c100:	e17ffc15 	stw	r5,-16(fp)
 400c104:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 400c108:	00bff9c4 	movi	r2,-25
 400c10c:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 400c110:	e0bffc17 	ldw	r2,-16(fp)
 400c114:	e0bfff15 	stw	r2,-4(fp)
 400c118:	e0ffff17 	ldw	r3,-4(fp)
 400c11c:	189a8060 	cmpeqi	r2,r3,27137
 400c120:	1000041e 	bne	r2,zero,400c134 <altera_avalon_jtag_uart_ioctl+0x44>
 400c124:	e0ffff17 	ldw	r3,-4(fp)
 400c128:	189a80a0 	cmpeqi	r2,r3,27138
 400c12c:	10001b1e 	bne	r2,zero,400c19c <altera_avalon_jtag_uart_ioctl+0xac>
 400c130:	00002706 	br	400c1d0 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 400c134:	e0bffb17 	ldw	r2,-20(fp)
 400c138:	10c00117 	ldw	r3,4(r2)
 400c13c:	00a00034 	movhi	r2,32768
 400c140:	10bfffc4 	addi	r2,r2,-1
 400c144:	18802226 	beq	r3,r2,400c1d0 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 400c148:	e0bffd17 	ldw	r2,-12(fp)
 400c14c:	10800017 	ldw	r2,0(r2)
 400c150:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 400c154:	e0bff917 	ldw	r2,-28(fp)
 400c158:	10800090 	cmplti	r2,r2,2
 400c15c:	1000071e 	bne	r2,zero,400c17c <altera_avalon_jtag_uart_ioctl+0x8c>
 400c160:	e0fff917 	ldw	r3,-28(fp)
 400c164:	00a00034 	movhi	r2,32768
 400c168:	10bfffc4 	addi	r2,r2,-1
 400c16c:	18800326 	beq	r3,r2,400c17c <altera_avalon_jtag_uart_ioctl+0x8c>
 400c170:	e0bff917 	ldw	r2,-28(fp)
 400c174:	e0bffe15 	stw	r2,-8(fp)
 400c178:	00000306 	br	400c188 <altera_avalon_jtag_uart_ioctl+0x98>
 400c17c:	00e00034 	movhi	r3,32768
 400c180:	18ffff84 	addi	r3,r3,-2
 400c184:	e0fffe15 	stw	r3,-8(fp)
 400c188:	e0bffb17 	ldw	r2,-20(fp)
 400c18c:	e0fffe17 	ldw	r3,-8(fp)
 400c190:	10c00115 	stw	r3,4(r2)
      rc = 0;
 400c194:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 400c198:	00000d06 	br	400c1d0 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 400c19c:	e0bffb17 	ldw	r2,-20(fp)
 400c1a0:	10c00117 	ldw	r3,4(r2)
 400c1a4:	00a00034 	movhi	r2,32768
 400c1a8:	10bfffc4 	addi	r2,r2,-1
 400c1ac:	18800826 	beq	r3,r2,400c1d0 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 400c1b0:	e13ffd17 	ldw	r4,-12(fp)
 400c1b4:	e0bffb17 	ldw	r2,-20(fp)
 400c1b8:	10c00917 	ldw	r3,36(r2)
 400c1bc:	e0bffb17 	ldw	r2,-20(fp)
 400c1c0:	10800117 	ldw	r2,4(r2)
 400c1c4:	1885803a 	cmpltu	r2,r3,r2
 400c1c8:	20800015 	stw	r2,0(r4)
      rc = 0;
 400c1cc:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 400c1d0:	e0bffa17 	ldw	r2,-24(fp)
}
 400c1d4:	e037883a 	mov	sp,fp
 400c1d8:	df000017 	ldw	fp,0(sp)
 400c1dc:	dec00104 	addi	sp,sp,4
 400c1e0:	f800283a 	ret

0400c1e4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 400c1e4:	defff204 	addi	sp,sp,-56
 400c1e8:	dfc00d15 	stw	ra,52(sp)
 400c1ec:	df000c15 	stw	fp,48(sp)
 400c1f0:	df000c04 	addi	fp,sp,48
 400c1f4:	e13ffb15 	stw	r4,-20(fp)
 400c1f8:	e17ffc15 	stw	r5,-16(fp)
 400c1fc:	e1bffd15 	stw	r6,-12(fp)
 400c200:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 400c204:	e0bffc17 	ldw	r2,-16(fp)
 400c208:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400c20c:	00004806 	br	400c330 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 400c210:	e0bffb17 	ldw	r2,-20(fp)
 400c214:	10800a17 	ldw	r2,40(r2)
 400c218:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400c21c:	e0bffb17 	ldw	r2,-20(fp)
 400c220:	10800b17 	ldw	r2,44(r2)
 400c224:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 400c228:	e0fff717 	ldw	r3,-36(fp)
 400c22c:	e0bff617 	ldw	r2,-40(fp)
 400c230:	18800536 	bltu	r3,r2,400c248 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 400c234:	e0bff717 	ldw	r2,-36(fp)
 400c238:	e0fff617 	ldw	r3,-40(fp)
 400c23c:	10c5c83a 	sub	r2,r2,r3
 400c240:	e0bff815 	stw	r2,-32(fp)
 400c244:	00000406 	br	400c258 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 400c248:	00820004 	movi	r2,2048
 400c24c:	e0fff617 	ldw	r3,-40(fp)
 400c250:	10c5c83a 	sub	r2,r2,r3
 400c254:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 400c258:	e0bff817 	ldw	r2,-32(fp)
 400c25c:	1005003a 	cmpeq	r2,r2,zero
 400c260:	10001f1e 	bne	r2,zero,400c2e0 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 400c264:	e0fffd17 	ldw	r3,-12(fp)
 400c268:	e0bff817 	ldw	r2,-32(fp)
 400c26c:	1880022e 	bgeu	r3,r2,400c278 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 400c270:	e0bffd17 	ldw	r2,-12(fp)
 400c274:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 400c278:	e0bffb17 	ldw	r2,-20(fp)
 400c27c:	10c00e04 	addi	r3,r2,56
 400c280:	e0bff617 	ldw	r2,-40(fp)
 400c284:	1887883a 	add	r3,r3,r2
 400c288:	e0bffa17 	ldw	r2,-24(fp)
 400c28c:	1009883a 	mov	r4,r2
 400c290:	180b883a 	mov	r5,r3
 400c294:	e1bff817 	ldw	r6,-32(fp)
 400c298:	4005ec40 	call	4005ec4 <memcpy>
      ptr   += n;
 400c29c:	e0fff817 	ldw	r3,-32(fp)
 400c2a0:	e0bffa17 	ldw	r2,-24(fp)
 400c2a4:	10c5883a 	add	r2,r2,r3
 400c2a8:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 400c2ac:	e0fffd17 	ldw	r3,-12(fp)
 400c2b0:	e0bff817 	ldw	r2,-32(fp)
 400c2b4:	1885c83a 	sub	r2,r3,r2
 400c2b8:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400c2bc:	e0fff617 	ldw	r3,-40(fp)
 400c2c0:	e0bff817 	ldw	r2,-32(fp)
 400c2c4:	1885883a 	add	r2,r3,r2
 400c2c8:	10c1ffcc 	andi	r3,r2,2047
 400c2cc:	e0bffb17 	ldw	r2,-20(fp)
 400c2d0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 400c2d4:	e0bffd17 	ldw	r2,-12(fp)
 400c2d8:	10800048 	cmpgei	r2,r2,1
 400c2dc:	103fcc1e 	bne	r2,zero,400c210 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 400c2e0:	e0fffa17 	ldw	r3,-24(fp)
 400c2e4:	e0bffc17 	ldw	r2,-16(fp)
 400c2e8:	1880141e 	bne	r3,r2,400c33c <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 400c2ec:	e0bffe17 	ldw	r2,-8(fp)
 400c2f0:	1090000c 	andi	r2,r2,16384
 400c2f4:	1004c03a 	cmpne	r2,r2,zero
 400c2f8:	1000101e 	bne	r2,zero,400c33c <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 400c2fc:	e0bffb17 	ldw	r2,-20(fp)
 400c300:	10c00a17 	ldw	r3,40(r2)
 400c304:	e0bff717 	ldw	r2,-36(fp)
 400c308:	1880051e 	bne	r3,r2,400c320 <altera_avalon_jtag_uart_read+0x13c>
 400c30c:	e0bffb17 	ldw	r2,-20(fp)
 400c310:	10c00917 	ldw	r3,36(r2)
 400c314:	e0bffb17 	ldw	r2,-20(fp)
 400c318:	10800117 	ldw	r2,4(r2)
 400c31c:	18bff736 	bltu	r3,r2,400c2fc <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 400c320:	e0bffb17 	ldw	r2,-20(fp)
 400c324:	10c00a17 	ldw	r3,40(r2)
 400c328:	e0bff717 	ldw	r2,-36(fp)
 400c32c:	18800326 	beq	r3,r2,400c33c <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400c330:	e0bffd17 	ldw	r2,-12(fp)
 400c334:	10800048 	cmpgei	r2,r2,1
 400c338:	103fb51e 	bne	r2,zero,400c210 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 400c33c:	e0fffa17 	ldw	r3,-24(fp)
 400c340:	e0bffc17 	ldw	r2,-16(fp)
 400c344:	18801926 	beq	r3,r2,400c3ac <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400c348:	0005303a 	rdctl	r2,status
 400c34c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400c350:	e0fff517 	ldw	r3,-44(fp)
 400c354:	00bfff84 	movi	r2,-2
 400c358:	1884703a 	and	r2,r3,r2
 400c35c:	1001703a 	wrctl	status,r2
  
  return context;
 400c360:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 400c364:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400c368:	e0bffb17 	ldw	r2,-20(fp)
 400c36c:	10800817 	ldw	r2,32(r2)
 400c370:	10c00054 	ori	r3,r2,1
 400c374:	e0bffb17 	ldw	r2,-20(fp)
 400c378:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400c37c:	e0bffb17 	ldw	r2,-20(fp)
 400c380:	10800017 	ldw	r2,0(r2)
 400c384:	11000104 	addi	r4,r2,4
 400c388:	e0bffb17 	ldw	r2,-20(fp)
 400c38c:	10800817 	ldw	r2,32(r2)
 400c390:	1007883a 	mov	r3,r2
 400c394:	2005883a 	mov	r2,r4
 400c398:	10c00035 	stwio	r3,0(r2)
 400c39c:	e0bff917 	ldw	r2,-28(fp)
 400c3a0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400c3a4:	e0bff417 	ldw	r2,-48(fp)
 400c3a8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 400c3ac:	e0fffa17 	ldw	r3,-24(fp)
 400c3b0:	e0bffc17 	ldw	r2,-16(fp)
 400c3b4:	18800526 	beq	r3,r2,400c3cc <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 400c3b8:	e0fffa17 	ldw	r3,-24(fp)
 400c3bc:	e0bffc17 	ldw	r2,-16(fp)
 400c3c0:	1887c83a 	sub	r3,r3,r2
 400c3c4:	e0ffff15 	stw	r3,-4(fp)
 400c3c8:	00000906 	br	400c3f0 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 400c3cc:	e0bffe17 	ldw	r2,-8(fp)
 400c3d0:	1090000c 	andi	r2,r2,16384
 400c3d4:	1005003a 	cmpeq	r2,r2,zero
 400c3d8:	1000031e 	bne	r2,zero,400c3e8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 400c3dc:	00bffd44 	movi	r2,-11
 400c3e0:	e0bfff15 	stw	r2,-4(fp)
 400c3e4:	00000206 	br	400c3f0 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 400c3e8:	00bffec4 	movi	r2,-5
 400c3ec:	e0bfff15 	stw	r2,-4(fp)
 400c3f0:	e0bfff17 	ldw	r2,-4(fp)
}
 400c3f4:	e037883a 	mov	sp,fp
 400c3f8:	dfc00117 	ldw	ra,4(sp)
 400c3fc:	df000017 	ldw	fp,0(sp)
 400c400:	dec00204 	addi	sp,sp,8
 400c404:	f800283a 	ret

0400c408 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 400c408:	defff204 	addi	sp,sp,-56
 400c40c:	dfc00d15 	stw	ra,52(sp)
 400c410:	df000c15 	stw	fp,48(sp)
 400c414:	df000c04 	addi	fp,sp,48
 400c418:	e13ffb15 	stw	r4,-20(fp)
 400c41c:	e17ffc15 	stw	r5,-16(fp)
 400c420:	e1bffd15 	stw	r6,-12(fp)
 400c424:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 400c428:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 400c42c:	e0bffc17 	ldw	r2,-16(fp)
 400c430:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400c434:	00003a06 	br	400c520 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 400c438:	e0bffb17 	ldw	r2,-20(fp)
 400c43c:	10800c17 	ldw	r2,48(r2)
 400c440:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 400c444:	e0bffb17 	ldw	r2,-20(fp)
 400c448:	10800d17 	ldw	r2,52(r2)
 400c44c:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 400c450:	e0fffa17 	ldw	r3,-24(fp)
 400c454:	e0bff917 	ldw	r2,-28(fp)
 400c458:	1880062e 	bgeu	r3,r2,400c474 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 400c45c:	e0fff917 	ldw	r3,-28(fp)
 400c460:	e0bffa17 	ldw	r2,-24(fp)
 400c464:	1885c83a 	sub	r2,r3,r2
 400c468:	10bfffc4 	addi	r2,r2,-1
 400c46c:	e0bff815 	stw	r2,-32(fp)
 400c470:	00000c06 	br	400c4a4 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 400c474:	e0bff917 	ldw	r2,-28(fp)
 400c478:	1005003a 	cmpeq	r2,r2,zero
 400c47c:	1000051e 	bne	r2,zero,400c494 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 400c480:	00820004 	movi	r2,2048
 400c484:	e0fffa17 	ldw	r3,-24(fp)
 400c488:	10c5c83a 	sub	r2,r2,r3
 400c48c:	e0bff815 	stw	r2,-32(fp)
 400c490:	00000406 	br	400c4a4 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 400c494:	0081ffc4 	movi	r2,2047
 400c498:	e0fffa17 	ldw	r3,-24(fp)
 400c49c:	10c5c83a 	sub	r2,r2,r3
 400c4a0:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 400c4a4:	e0bff817 	ldw	r2,-32(fp)
 400c4a8:	1005003a 	cmpeq	r2,r2,zero
 400c4ac:	10001f1e 	bne	r2,zero,400c52c <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 400c4b0:	e0fffd17 	ldw	r3,-12(fp)
 400c4b4:	e0bff817 	ldw	r2,-32(fp)
 400c4b8:	1880022e 	bgeu	r3,r2,400c4c4 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 400c4bc:	e0bffd17 	ldw	r2,-12(fp)
 400c4c0:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 400c4c4:	e0bffb17 	ldw	r2,-20(fp)
 400c4c8:	10c20e04 	addi	r3,r2,2104
 400c4cc:	e0bffa17 	ldw	r2,-24(fp)
 400c4d0:	1885883a 	add	r2,r3,r2
 400c4d4:	e0fffc17 	ldw	r3,-16(fp)
 400c4d8:	1009883a 	mov	r4,r2
 400c4dc:	180b883a 	mov	r5,r3
 400c4e0:	e1bff817 	ldw	r6,-32(fp)
 400c4e4:	4005ec40 	call	4005ec4 <memcpy>
      ptr   += n;
 400c4e8:	e0fff817 	ldw	r3,-32(fp)
 400c4ec:	e0bffc17 	ldw	r2,-16(fp)
 400c4f0:	10c5883a 	add	r2,r2,r3
 400c4f4:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 400c4f8:	e0fffd17 	ldw	r3,-12(fp)
 400c4fc:	e0bff817 	ldw	r2,-32(fp)
 400c500:	1885c83a 	sub	r2,r3,r2
 400c504:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400c508:	e0fffa17 	ldw	r3,-24(fp)
 400c50c:	e0bff817 	ldw	r2,-32(fp)
 400c510:	1885883a 	add	r2,r3,r2
 400c514:	10c1ffcc 	andi	r3,r2,2047
 400c518:	e0bffb17 	ldw	r2,-20(fp)
 400c51c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400c520:	e0bffd17 	ldw	r2,-12(fp)
 400c524:	10800048 	cmpgei	r2,r2,1
 400c528:	103fc31e 	bne	r2,zero,400c438 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400c52c:	0005303a 	rdctl	r2,status
 400c530:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400c534:	e0fff517 	ldw	r3,-44(fp)
 400c538:	00bfff84 	movi	r2,-2
 400c53c:	1884703a 	and	r2,r3,r2
 400c540:	1001703a 	wrctl	status,r2
  
  return context;
 400c544:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 400c548:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400c54c:	e0bffb17 	ldw	r2,-20(fp)
 400c550:	10800817 	ldw	r2,32(r2)
 400c554:	10c00094 	ori	r3,r2,2
 400c558:	e0bffb17 	ldw	r2,-20(fp)
 400c55c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400c560:	e0bffb17 	ldw	r2,-20(fp)
 400c564:	10800017 	ldw	r2,0(r2)
 400c568:	11000104 	addi	r4,r2,4
 400c56c:	e0bffb17 	ldw	r2,-20(fp)
 400c570:	10800817 	ldw	r2,32(r2)
 400c574:	1007883a 	mov	r3,r2
 400c578:	2005883a 	mov	r2,r4
 400c57c:	10c00035 	stwio	r3,0(r2)
 400c580:	e0bff717 	ldw	r2,-36(fp)
 400c584:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400c588:	e0bff417 	ldw	r2,-48(fp)
 400c58c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 400c590:	e0bffd17 	ldw	r2,-12(fp)
 400c594:	10800050 	cmplti	r2,r2,1
 400c598:	1000111e 	bne	r2,zero,400c5e0 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 400c59c:	e0bffe17 	ldw	r2,-8(fp)
 400c5a0:	1090000c 	andi	r2,r2,16384
 400c5a4:	1004c03a 	cmpne	r2,r2,zero
 400c5a8:	1000101e 	bne	r2,zero,400c5ec <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 400c5ac:	e0bffb17 	ldw	r2,-20(fp)
 400c5b0:	10c00d17 	ldw	r3,52(r2)
 400c5b4:	e0bff917 	ldw	r2,-28(fp)
 400c5b8:	1880051e 	bne	r3,r2,400c5d0 <altera_avalon_jtag_uart_write+0x1c8>
 400c5bc:	e0bffb17 	ldw	r2,-20(fp)
 400c5c0:	10c00917 	ldw	r3,36(r2)
 400c5c4:	e0bffb17 	ldw	r2,-20(fp)
 400c5c8:	10800117 	ldw	r2,4(r2)
 400c5cc:	18bff736 	bltu	r3,r2,400c5ac <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 400c5d0:	e0bffb17 	ldw	r2,-20(fp)
 400c5d4:	10c00d17 	ldw	r3,52(r2)
 400c5d8:	e0bff917 	ldw	r2,-28(fp)
 400c5dc:	18800326 	beq	r3,r2,400c5ec <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
 400c5e0:	e0bffd17 	ldw	r2,-12(fp)
 400c5e4:	10800048 	cmpgei	r2,r2,1
 400c5e8:	103fcd1e 	bne	r2,zero,400c520 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 400c5ec:	e0fffc17 	ldw	r3,-16(fp)
 400c5f0:	e0bff617 	ldw	r2,-40(fp)
 400c5f4:	18800526 	beq	r3,r2,400c60c <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 400c5f8:	e0fffc17 	ldw	r3,-16(fp)
 400c5fc:	e0bff617 	ldw	r2,-40(fp)
 400c600:	1887c83a 	sub	r3,r3,r2
 400c604:	e0ffff15 	stw	r3,-4(fp)
 400c608:	00000906 	br	400c630 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 400c60c:	e0bffe17 	ldw	r2,-8(fp)
 400c610:	1090000c 	andi	r2,r2,16384
 400c614:	1005003a 	cmpeq	r2,r2,zero
 400c618:	1000031e 	bne	r2,zero,400c628 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 400c61c:	00bffd44 	movi	r2,-11
 400c620:	e0bfff15 	stw	r2,-4(fp)
 400c624:	00000206 	br	400c630 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 400c628:	00bffec4 	movi	r2,-5
 400c62c:	e0bfff15 	stw	r2,-4(fp)
 400c630:	e0bfff17 	ldw	r2,-4(fp)
}
 400c634:	e037883a 	mov	sp,fp
 400c638:	dfc00117 	ldw	ra,4(sp)
 400c63c:	df000017 	ldw	fp,0(sp)
 400c640:	dec00204 	addi	sp,sp,8
 400c644:	f800283a 	ret

0400c648 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400c648:	defffa04 	addi	sp,sp,-24
 400c64c:	dfc00515 	stw	ra,20(sp)
 400c650:	df000415 	stw	fp,16(sp)
 400c654:	df000404 	addi	fp,sp,16
 400c658:	e13ffd15 	stw	r4,-12(fp)
 400c65c:	e17ffe15 	stw	r5,-8(fp)
 400c660:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 400c664:	e0bffd17 	ldw	r2,-12(fp)
 400c668:	10800017 	ldw	r2,0(r2)
 400c66c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 400c670:	e0bffc17 	ldw	r2,-16(fp)
 400c674:	11000a04 	addi	r4,r2,40
 400c678:	e0bffd17 	ldw	r2,-12(fp)
 400c67c:	11c00217 	ldw	r7,8(r2)
 400c680:	e17ffe17 	ldw	r5,-8(fp)
 400c684:	e1bfff17 	ldw	r6,-4(fp)
 400c688:	400cb400 	call	400cb40 <altera_avalon_uart_read>
      fd->fd_flags);
}
 400c68c:	e037883a 	mov	sp,fp
 400c690:	dfc00117 	ldw	ra,4(sp)
 400c694:	df000017 	ldw	fp,0(sp)
 400c698:	dec00204 	addi	sp,sp,8
 400c69c:	f800283a 	ret

0400c6a0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400c6a0:	defffa04 	addi	sp,sp,-24
 400c6a4:	dfc00515 	stw	ra,20(sp)
 400c6a8:	df000415 	stw	fp,16(sp)
 400c6ac:	df000404 	addi	fp,sp,16
 400c6b0:	e13ffd15 	stw	r4,-12(fp)
 400c6b4:	e17ffe15 	stw	r5,-8(fp)
 400c6b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 400c6bc:	e0bffd17 	ldw	r2,-12(fp)
 400c6c0:	10800017 	ldw	r2,0(r2)
 400c6c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 400c6c8:	e0bffc17 	ldw	r2,-16(fp)
 400c6cc:	11000a04 	addi	r4,r2,40
 400c6d0:	e0bffd17 	ldw	r2,-12(fp)
 400c6d4:	11c00217 	ldw	r7,8(r2)
 400c6d8:	e17ffe17 	ldw	r5,-8(fp)
 400c6dc:	e1bfff17 	ldw	r6,-4(fp)
 400c6e0:	400cdd00 	call	400cdd0 <altera_avalon_uart_write>
      fd->fd_flags);
}
 400c6e4:	e037883a 	mov	sp,fp
 400c6e8:	dfc00117 	ldw	ra,4(sp)
 400c6ec:	df000017 	ldw	fp,0(sp)
 400c6f0:	dec00204 	addi	sp,sp,8
 400c6f4:	f800283a 	ret

0400c6f8 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 400c6f8:	defffc04 	addi	sp,sp,-16
 400c6fc:	dfc00315 	stw	ra,12(sp)
 400c700:	df000215 	stw	fp,8(sp)
 400c704:	df000204 	addi	fp,sp,8
 400c708:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 400c70c:	e0bfff17 	ldw	r2,-4(fp)
 400c710:	10800017 	ldw	r2,0(r2)
 400c714:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 400c718:	e0bffe17 	ldw	r2,-8(fp)
 400c71c:	11000a04 	addi	r4,r2,40
 400c720:	e0bfff17 	ldw	r2,-4(fp)
 400c724:	11400217 	ldw	r5,8(r2)
 400c728:	400cae00 	call	400cae0 <altera_avalon_uart_close>
}
 400c72c:	e037883a 	mov	sp,fp
 400c730:	dfc00117 	ldw	ra,4(sp)
 400c734:	df000017 	ldw	fp,0(sp)
 400c738:	dec00204 	addi	sp,sp,8
 400c73c:	f800283a 	ret

0400c740 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 400c740:	defff704 	addi	sp,sp,-36
 400c744:	dfc00815 	stw	ra,32(sp)
 400c748:	df000715 	stw	fp,28(sp)
 400c74c:	df000704 	addi	fp,sp,28
 400c750:	e13ffc15 	stw	r4,-16(fp)
 400c754:	e17ffd15 	stw	r5,-12(fp)
 400c758:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 400c75c:	e0bffc17 	ldw	r2,-16(fp)
 400c760:	10800017 	ldw	r2,0(r2)
 400c764:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 400c768:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 400c76c:	1004c03a 	cmpne	r2,r2,zero
 400c770:	1000061e 	bne	r2,zero,400c78c <altera_avalon_uart_init+0x4c>
 400c774:	0005883a 	mov	r2,zero
 400c778:	1004c03a 	cmpne	r2,r2,zero
 400c77c:	1000031e 	bne	r2,zero,400c78c <altera_avalon_uart_init+0x4c>
 400c780:	0005883a 	mov	r2,zero
 400c784:	1005003a 	cmpeq	r2,r2,zero
 400c788:	1000031e 	bne	r2,zero,400c798 <altera_avalon_uart_init+0x58>
 400c78c:	00800044 	movi	r2,1
 400c790:	e0bfff15 	stw	r2,-4(fp)
 400c794:	00000106 	br	400c79c <altera_avalon_uart_init+0x5c>
 400c798:	e03fff15 	stw	zero,-4(fp)
 400c79c:	e0bfff17 	ldw	r2,-4(fp)
 400c7a0:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 400c7a4:	e0bffa17 	ldw	r2,-24(fp)
 400c7a8:	1004c03a 	cmpne	r2,r2,zero
 400c7ac:	1000111e 	bne	r2,zero,400c7f4 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 400c7b0:	e0fffc17 	ldw	r3,-16(fp)
 400c7b4:	00832004 	movi	r2,3200
 400c7b8:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 400c7bc:	e0bffb17 	ldw	r2,-20(fp)
 400c7c0:	11000304 	addi	r4,r2,12
 400c7c4:	e0bffc17 	ldw	r2,-16(fp)
 400c7c8:	10800117 	ldw	r2,4(r2)
 400c7cc:	1007883a 	mov	r3,r2
 400c7d0:	2005883a 	mov	r2,r4
 400c7d4:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 400c7d8:	d8000015 	stw	zero,0(sp)
 400c7dc:	e13ffd17 	ldw	r4,-12(fp)
 400c7e0:	e17ffe17 	ldw	r5,-8(fp)
 400c7e4:	01810074 	movhi	r6,1025
 400c7e8:	31b20204 	addi	r6,r6,-14328
 400c7ec:	e1fffc17 	ldw	r7,-16(fp)
 400c7f0:	400dc8c0 	call	400dc8c <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 400c7f4:	e037883a 	mov	sp,fp
 400c7f8:	dfc00117 	ldw	ra,4(sp)
 400c7fc:	df000017 	ldw	fp,0(sp)
 400c800:	dec00204 	addi	sp,sp,8
 400c804:	f800283a 	ret

0400c808 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 400c808:	defffa04 	addi	sp,sp,-24
 400c80c:	dfc00515 	stw	ra,20(sp)
 400c810:	df000415 	stw	fp,16(sp)
 400c814:	df000404 	addi	fp,sp,16
 400c818:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 400c81c:	e0bfff17 	ldw	r2,-4(fp)
 400c820:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 400c824:	e0bffd17 	ldw	r2,-12(fp)
 400c828:	10800017 	ldw	r2,0(r2)
 400c82c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 400c830:	e0bffc17 	ldw	r2,-16(fp)
 400c834:	10800204 	addi	r2,r2,8
 400c838:	10800037 	ldwio	r2,0(r2)
 400c83c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 400c840:	e0bffc17 	ldw	r2,-16(fp)
 400c844:	10800204 	addi	r2,r2,8
 400c848:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 400c84c:	e0bffc17 	ldw	r2,-16(fp)
 400c850:	10800204 	addi	r2,r2,8
 400c854:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 400c858:	e0bffe17 	ldw	r2,-8(fp)
 400c85c:	1080200c 	andi	r2,r2,128
 400c860:	1005003a 	cmpeq	r2,r2,zero
 400c864:	1000031e 	bne	r2,zero,400c874 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 400c868:	e13ffd17 	ldw	r4,-12(fp)
 400c86c:	e17ffe17 	ldw	r5,-8(fp)
 400c870:	400c8a40 	call	400c8a4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 400c874:	e0bffe17 	ldw	r2,-8(fp)
 400c878:	1081100c 	andi	r2,r2,1088
 400c87c:	1005003a 	cmpeq	r2,r2,zero
 400c880:	1000031e 	bne	r2,zero,400c890 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 400c884:	e13ffd17 	ldw	r4,-12(fp)
 400c888:	e17ffe17 	ldw	r5,-8(fp)
 400c88c:	400c9840 	call	400c984 <altera_avalon_uart_txirq>
  }
  

}
 400c890:	e037883a 	mov	sp,fp
 400c894:	dfc00117 	ldw	ra,4(sp)
 400c898:	df000017 	ldw	fp,0(sp)
 400c89c:	dec00204 	addi	sp,sp,8
 400c8a0:	f800283a 	ret

0400c8a4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 400c8a4:	defffc04 	addi	sp,sp,-16
 400c8a8:	df000315 	stw	fp,12(sp)
 400c8ac:	df000304 	addi	fp,sp,12
 400c8b0:	e13ffe15 	stw	r4,-8(fp)
 400c8b4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 400c8b8:	e0bfff17 	ldw	r2,-4(fp)
 400c8bc:	108000cc 	andi	r2,r2,3
 400c8c0:	1004c03a 	cmpne	r2,r2,zero
 400c8c4:	10002b1e 	bne	r2,zero,400c974 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 400c8c8:	e0bffe17 	ldw	r2,-8(fp)
 400c8cc:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 400c8d0:	e0bffe17 	ldw	r2,-8(fp)
 400c8d4:	10800317 	ldw	r2,12(r2)
 400c8d8:	10800044 	addi	r2,r2,1
 400c8dc:	10800fcc 	andi	r2,r2,63
 400c8e0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 400c8e4:	e0bffe17 	ldw	r2,-8(fp)
 400c8e8:	11000317 	ldw	r4,12(r2)
 400c8ec:	e0bffe17 	ldw	r2,-8(fp)
 400c8f0:	10800017 	ldw	r2,0(r2)
 400c8f4:	10800037 	ldwio	r2,0(r2)
 400c8f8:	1007883a 	mov	r3,r2
 400c8fc:	e0bffe17 	ldw	r2,-8(fp)
 400c900:	2085883a 	add	r2,r4,r2
 400c904:	10800704 	addi	r2,r2,28
 400c908:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 400c90c:	e0fffe17 	ldw	r3,-8(fp)
 400c910:	e0bffd17 	ldw	r2,-12(fp)
 400c914:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 400c918:	e0bffe17 	ldw	r2,-8(fp)
 400c91c:	10800317 	ldw	r2,12(r2)
 400c920:	10800044 	addi	r2,r2,1
 400c924:	10800fcc 	andi	r2,r2,63
 400c928:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 400c92c:	e0bffe17 	ldw	r2,-8(fp)
 400c930:	10c00217 	ldw	r3,8(r2)
 400c934:	e0bffd17 	ldw	r2,-12(fp)
 400c938:	18800e1e 	bne	r3,r2,400c974 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 400c93c:	e0bffe17 	ldw	r2,-8(fp)
 400c940:	10c00117 	ldw	r3,4(r2)
 400c944:	00bfdfc4 	movi	r2,-129
 400c948:	1886703a 	and	r3,r3,r2
 400c94c:	e0bffe17 	ldw	r2,-8(fp)
 400c950:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 400c954:	e0bffe17 	ldw	r2,-8(fp)
 400c958:	10800017 	ldw	r2,0(r2)
 400c95c:	11000304 	addi	r4,r2,12
 400c960:	e0bffe17 	ldw	r2,-8(fp)
 400c964:	10800117 	ldw	r2,4(r2)
 400c968:	1007883a 	mov	r3,r2
 400c96c:	2005883a 	mov	r2,r4
 400c970:	10c00035 	stwio	r3,0(r2)
  }   
}
 400c974:	e037883a 	mov	sp,fp
 400c978:	df000017 	ldw	fp,0(sp)
 400c97c:	dec00104 	addi	sp,sp,4
 400c980:	f800283a 	ret

0400c984 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 400c984:	defffd04 	addi	sp,sp,-12
 400c988:	df000215 	stw	fp,8(sp)
 400c98c:	df000204 	addi	fp,sp,8
 400c990:	e13ffe15 	stw	r4,-8(fp)
 400c994:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 400c998:	e0bffe17 	ldw	r2,-8(fp)
 400c99c:	10c00417 	ldw	r3,16(r2)
 400c9a0:	e0bffe17 	ldw	r2,-8(fp)
 400c9a4:	10800517 	ldw	r2,20(r2)
 400c9a8:	18803626 	beq	r3,r2,400ca84 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 400c9ac:	e0bffe17 	ldw	r2,-8(fp)
 400c9b0:	10800617 	ldw	r2,24(r2)
 400c9b4:	1080008c 	andi	r2,r2,2
 400c9b8:	1005003a 	cmpeq	r2,r2,zero
 400c9bc:	1000041e 	bne	r2,zero,400c9d0 <altera_avalon_uart_txirq+0x4c>
 400c9c0:	e0bfff17 	ldw	r2,-4(fp)
 400c9c4:	1082000c 	andi	r2,r2,2048
 400c9c8:	1005003a 	cmpeq	r2,r2,zero
 400c9cc:	10001e1e 	bne	r2,zero,400ca48 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 400c9d0:	e0bffe17 	ldw	r2,-8(fp)
 400c9d4:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 400c9d8:	e0bffe17 	ldw	r2,-8(fp)
 400c9dc:	10800017 	ldw	r2,0(r2)
 400c9e0:	11000104 	addi	r4,r2,4
 400c9e4:	e0bffe17 	ldw	r2,-8(fp)
 400c9e8:	10c00417 	ldw	r3,16(r2)
 400c9ec:	e0bffe17 	ldw	r2,-8(fp)
 400c9f0:	1885883a 	add	r2,r3,r2
 400c9f4:	10801704 	addi	r2,r2,92
 400c9f8:	10800003 	ldbu	r2,0(r2)
 400c9fc:	10c03fcc 	andi	r3,r2,255
 400ca00:	2005883a 	mov	r2,r4
 400ca04:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 400ca08:	e0bffe17 	ldw	r2,-8(fp)
 400ca0c:	10800417 	ldw	r2,16(r2)
 400ca10:	10c00044 	addi	r3,r2,1
 400ca14:	e0bffe17 	ldw	r2,-8(fp)
 400ca18:	10c00415 	stw	r3,16(r2)
 400ca1c:	e0bffe17 	ldw	r2,-8(fp)
 400ca20:	10800417 	ldw	r2,16(r2)
 400ca24:	10c00fcc 	andi	r3,r2,63
 400ca28:	e0bffe17 	ldw	r2,-8(fp)
 400ca2c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 400ca30:	e0bffe17 	ldw	r2,-8(fp)
 400ca34:	10800117 	ldw	r2,4(r2)
 400ca38:	10c01014 	ori	r3,r2,64
 400ca3c:	e0bffe17 	ldw	r2,-8(fp)
 400ca40:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 400ca44:	00000f06 	br	400ca84 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 400ca48:	e0bffe17 	ldw	r2,-8(fp)
 400ca4c:	10800017 	ldw	r2,0(r2)
 400ca50:	10800204 	addi	r2,r2,8
 400ca54:	10800037 	ldwio	r2,0(r2)
 400ca58:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 400ca5c:	e0bfff17 	ldw	r2,-4(fp)
 400ca60:	1082000c 	andi	r2,r2,2048
 400ca64:	1004c03a 	cmpne	r2,r2,zero
 400ca68:	1000061e 	bne	r2,zero,400ca84 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 400ca6c:	e0bffe17 	ldw	r2,-8(fp)
 400ca70:	10c00117 	ldw	r3,4(r2)
 400ca74:	00bfefc4 	movi	r2,-65
 400ca78:	1886703a 	and	r3,r3,r2
 400ca7c:	e0bffe17 	ldw	r2,-8(fp)
 400ca80:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 400ca84:	e0bffe17 	ldw	r2,-8(fp)
 400ca88:	10c00417 	ldw	r3,16(r2)
 400ca8c:	e0bffe17 	ldw	r2,-8(fp)
 400ca90:	10800517 	ldw	r2,20(r2)
 400ca94:	1880061e 	bne	r3,r2,400cab0 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 400ca98:	e0bffe17 	ldw	r2,-8(fp)
 400ca9c:	10c00117 	ldw	r3,4(r2)
 400caa0:	00beefc4 	movi	r2,-1089
 400caa4:	1886703a 	and	r3,r3,r2
 400caa8:	e0bffe17 	ldw	r2,-8(fp)
 400caac:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 400cab0:	e0bffe17 	ldw	r2,-8(fp)
 400cab4:	10800017 	ldw	r2,0(r2)
 400cab8:	11000304 	addi	r4,r2,12
 400cabc:	e0bffe17 	ldw	r2,-8(fp)
 400cac0:	10800117 	ldw	r2,4(r2)
 400cac4:	1007883a 	mov	r3,r2
 400cac8:	2005883a 	mov	r2,r4
 400cacc:	10c00035 	stwio	r3,0(r2)
}
 400cad0:	e037883a 	mov	sp,fp
 400cad4:	df000017 	ldw	fp,0(sp)
 400cad8:	dec00104 	addi	sp,sp,4
 400cadc:	f800283a 	ret

0400cae0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 400cae0:	defffc04 	addi	sp,sp,-16
 400cae4:	df000315 	stw	fp,12(sp)
 400cae8:	df000304 	addi	fp,sp,12
 400caec:	e13ffd15 	stw	r4,-12(fp)
 400caf0:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 400caf4:	00000706 	br	400cb14 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 400caf8:	e0bffe17 	ldw	r2,-8(fp)
 400cafc:	1090000c 	andi	r2,r2,16384
 400cb00:	1005003a 	cmpeq	r2,r2,zero
 400cb04:	1000031e 	bne	r2,zero,400cb14 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 400cb08:	00bffd44 	movi	r2,-11
 400cb0c:	e0bfff15 	stw	r2,-4(fp)
 400cb10:	00000606 	br	400cb2c <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 400cb14:	e0bffd17 	ldw	r2,-12(fp)
 400cb18:	10c00417 	ldw	r3,16(r2)
 400cb1c:	e0bffd17 	ldw	r2,-12(fp)
 400cb20:	10800517 	ldw	r2,20(r2)
 400cb24:	18bff41e 	bne	r3,r2,400caf8 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 400cb28:	e03fff15 	stw	zero,-4(fp)
 400cb2c:	e0bfff17 	ldw	r2,-4(fp)
}
 400cb30:	e037883a 	mov	sp,fp
 400cb34:	df000017 	ldw	fp,0(sp)
 400cb38:	dec00104 	addi	sp,sp,4
 400cb3c:	f800283a 	ret

0400cb40 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 400cb40:	defff004 	addi	sp,sp,-64
 400cb44:	dfc00f15 	stw	ra,60(sp)
 400cb48:	df000e15 	stw	fp,56(sp)
 400cb4c:	df000e04 	addi	fp,sp,56
 400cb50:	e13ffb15 	stw	r4,-20(fp)
 400cb54:	e17ffc15 	stw	r5,-16(fp)
 400cb58:	e1bffd15 	stw	r6,-12(fp)
 400cb5c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 400cb60:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 400cb64:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 400cb68:	e0bffe17 	ldw	r2,-8(fp)
 400cb6c:	1090000c 	andi	r2,r2,16384
 400cb70:	1005003a 	cmpeq	r2,r2,zero
 400cb74:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 400cb78:	e0bffb17 	ldw	r2,-20(fp)
 400cb7c:	10800217 	ldw	r2,8(r2)
 400cb80:	10800044 	addi	r2,r2,1
 400cb84:	10800fcc 	andi	r2,r2,63
 400cb88:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 400cb8c:	00001906 	br	400cbf4 <altera_avalon_uart_read+0xb4>
    {
      count++;
 400cb90:	e0bff617 	ldw	r2,-40(fp)
 400cb94:	10800044 	addi	r2,r2,1
 400cb98:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 400cb9c:	e0bffb17 	ldw	r2,-20(fp)
 400cba0:	10c00217 	ldw	r3,8(r2)
 400cba4:	e0bffb17 	ldw	r2,-20(fp)
 400cba8:	1885883a 	add	r2,r3,r2
 400cbac:	10800704 	addi	r2,r2,28
 400cbb0:	10800003 	ldbu	r2,0(r2)
 400cbb4:	1007883a 	mov	r3,r2
 400cbb8:	e0bffc17 	ldw	r2,-16(fp)
 400cbbc:	10c00005 	stb	r3,0(r2)
 400cbc0:	e0bffc17 	ldw	r2,-16(fp)
 400cbc4:	10800044 	addi	r2,r2,1
 400cbc8:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 400cbcc:	e0bffb17 	ldw	r2,-20(fp)
 400cbd0:	10800217 	ldw	r2,8(r2)
 400cbd4:	10c00044 	addi	r3,r2,1
 400cbd8:	e0bffb17 	ldw	r2,-20(fp)
 400cbdc:	10c00215 	stw	r3,8(r2)
 400cbe0:	e0bffb17 	ldw	r2,-20(fp)
 400cbe4:	10800217 	ldw	r2,8(r2)
 400cbe8:	10c00fcc 	andi	r3,r2,63
 400cbec:	e0bffb17 	ldw	r2,-20(fp)
 400cbf0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 400cbf4:	e0fff617 	ldw	r3,-40(fp)
 400cbf8:	e0bffd17 	ldw	r2,-12(fp)
 400cbfc:	1880050e 	bge	r3,r2,400cc14 <altera_avalon_uart_read+0xd4>
 400cc00:	e0bffb17 	ldw	r2,-20(fp)
 400cc04:	10c00217 	ldw	r3,8(r2)
 400cc08:	e0bffb17 	ldw	r2,-20(fp)
 400cc0c:	10800317 	ldw	r2,12(r2)
 400cc10:	18bfdf1e 	bne	r3,r2,400cb90 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 400cc14:	e0bff617 	ldw	r2,-40(fp)
 400cc18:	1004c03a 	cmpne	r2,r2,zero
 400cc1c:	1000271e 	bne	r2,zero,400ccbc <altera_avalon_uart_read+0x17c>
 400cc20:	e0bffb17 	ldw	r2,-20(fp)
 400cc24:	10c00217 	ldw	r3,8(r2)
 400cc28:	e0bffb17 	ldw	r2,-20(fp)
 400cc2c:	10800317 	ldw	r2,12(r2)
 400cc30:	1880221e 	bne	r3,r2,400ccbc <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 400cc34:	e0bff917 	ldw	r2,-28(fp)
 400cc38:	1004c03a 	cmpne	r2,r2,zero
 400cc3c:	1000061e 	bne	r2,zero,400cc58 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 400cc40:	400cd700 	call	400cd70 <alt_get_errno>
 400cc44:	00c002c4 	movi	r3,11
 400cc48:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 400cc4c:	00800044 	movi	r2,1
 400cc50:	e0bff705 	stb	r2,-36(fp)
        break;
 400cc54:	00001f06 	br	400ccd4 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400cc58:	0005303a 	rdctl	r2,status
 400cc5c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400cc60:	e0fff517 	ldw	r3,-44(fp)
 400cc64:	00bfff84 	movi	r2,-2
 400cc68:	1884703a 	and	r2,r3,r2
 400cc6c:	1001703a 	wrctl	status,r2
  
  return context;
 400cc70:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 400cc74:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 400cc78:	e0bffb17 	ldw	r2,-20(fp)
 400cc7c:	10800117 	ldw	r2,4(r2)
 400cc80:	10c02014 	ori	r3,r2,128
 400cc84:	e0bffb17 	ldw	r2,-20(fp)
 400cc88:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 400cc8c:	e0bffb17 	ldw	r2,-20(fp)
 400cc90:	10800017 	ldw	r2,0(r2)
 400cc94:	11000304 	addi	r4,r2,12
 400cc98:	e0bffb17 	ldw	r2,-20(fp)
 400cc9c:	10800117 	ldw	r2,4(r2)
 400cca0:	1007883a 	mov	r3,r2
 400cca4:	2005883a 	mov	r2,r4
 400cca8:	10c00035 	stwio	r3,0(r2)
 400ccac:	e0bffa17 	ldw	r2,-24(fp)
 400ccb0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ccb4:	e0bff417 	ldw	r2,-48(fp)
 400ccb8:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 400ccbc:	e0bff617 	ldw	r2,-40(fp)
 400ccc0:	1004c03a 	cmpne	r2,r2,zero
 400ccc4:	1000031e 	bne	r2,zero,400ccd4 <altera_avalon_uart_read+0x194>
 400ccc8:	e0bffd17 	ldw	r2,-12(fp)
 400cccc:	1004c03a 	cmpne	r2,r2,zero
 400ccd0:	103fc81e 	bne	r2,zero,400cbf4 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400ccd4:	0005303a 	rdctl	r2,status
 400ccd8:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ccdc:	e0fff317 	ldw	r3,-52(fp)
 400cce0:	00bfff84 	movi	r2,-2
 400cce4:	1884703a 	and	r2,r3,r2
 400cce8:	1001703a 	wrctl	status,r2
  
  return context;
 400ccec:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 400ccf0:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 400ccf4:	e0bffb17 	ldw	r2,-20(fp)
 400ccf8:	10800117 	ldw	r2,4(r2)
 400ccfc:	10c02014 	ori	r3,r2,128
 400cd00:	e0bffb17 	ldw	r2,-20(fp)
 400cd04:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 400cd08:	e0bffb17 	ldw	r2,-20(fp)
 400cd0c:	10800017 	ldw	r2,0(r2)
 400cd10:	11000304 	addi	r4,r2,12
 400cd14:	e0bffb17 	ldw	r2,-20(fp)
 400cd18:	10800117 	ldw	r2,4(r2)
 400cd1c:	1007883a 	mov	r3,r2
 400cd20:	2005883a 	mov	r2,r4
 400cd24:	10c00035 	stwio	r3,0(r2)
 400cd28:	e0bffa17 	ldw	r2,-24(fp)
 400cd2c:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400cd30:	e0bff217 	ldw	r2,-56(fp)
 400cd34:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 400cd38:	e0bff703 	ldbu	r2,-36(fp)
 400cd3c:	1005003a 	cmpeq	r2,r2,zero
 400cd40:	1000031e 	bne	r2,zero,400cd50 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 400cd44:	00bffd04 	movi	r2,-12
 400cd48:	e0bfff15 	stw	r2,-4(fp)
 400cd4c:	00000206 	br	400cd58 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 400cd50:	e0bff617 	ldw	r2,-40(fp)
 400cd54:	e0bfff15 	stw	r2,-4(fp)
 400cd58:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 400cd5c:	e037883a 	mov	sp,fp
 400cd60:	dfc00117 	ldw	ra,4(sp)
 400cd64:	df000017 	ldw	fp,0(sp)
 400cd68:	dec00204 	addi	sp,sp,8
 400cd6c:	f800283a 	ret

0400cd70 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400cd70:	defffd04 	addi	sp,sp,-12
 400cd74:	dfc00215 	stw	ra,8(sp)
 400cd78:	df000115 	stw	fp,4(sp)
 400cd7c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400cd80:	00810074 	movhi	r2,1025
 400cd84:	10839204 	addi	r2,r2,3656
 400cd88:	10800017 	ldw	r2,0(r2)
 400cd8c:	1005003a 	cmpeq	r2,r2,zero
 400cd90:	1000061e 	bne	r2,zero,400cdac <alt_get_errno+0x3c>
 400cd94:	00810074 	movhi	r2,1025
 400cd98:	10839204 	addi	r2,r2,3656
 400cd9c:	10800017 	ldw	r2,0(r2)
 400cda0:	103ee83a 	callr	r2
 400cda4:	e0bfff15 	stw	r2,-4(fp)
 400cda8:	00000306 	br	400cdb8 <alt_get_errno+0x48>
 400cdac:	00810074 	movhi	r2,1025
 400cdb0:	108a9b04 	addi	r2,r2,10860
 400cdb4:	e0bfff15 	stw	r2,-4(fp)
 400cdb8:	e0bfff17 	ldw	r2,-4(fp)
}
 400cdbc:	e037883a 	mov	sp,fp
 400cdc0:	dfc00117 	ldw	ra,4(sp)
 400cdc4:	df000017 	ldw	fp,0(sp)
 400cdc8:	dec00204 	addi	sp,sp,8
 400cdcc:	f800283a 	ret

0400cdd0 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 400cdd0:	defff204 	addi	sp,sp,-56
 400cdd4:	dfc00d15 	stw	ra,52(sp)
 400cdd8:	df000c15 	stw	fp,48(sp)
 400cddc:	df000c04 	addi	fp,sp,48
 400cde0:	e13ffc15 	stw	r4,-16(fp)
 400cde4:	e17ffd15 	stw	r5,-12(fp)
 400cde8:	e1bffe15 	stw	r6,-8(fp)
 400cdec:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 400cdf0:	e0bffe17 	ldw	r2,-8(fp)
 400cdf4:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 400cdf8:	e0bfff17 	ldw	r2,-4(fp)
 400cdfc:	1090000c 	andi	r2,r2,16384
 400ce00:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 400ce04:	00004006 	br	400cf08 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 400ce08:	e0bffc17 	ldw	r2,-16(fp)
 400ce0c:	10800517 	ldw	r2,20(r2)
 400ce10:	10800044 	addi	r2,r2,1
 400ce14:	10800fcc 	andi	r2,r2,63
 400ce18:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 400ce1c:	e0bffc17 	ldw	r2,-16(fp)
 400ce20:	10c00417 	ldw	r3,16(r2)
 400ce24:	e0bff917 	ldw	r2,-28(fp)
 400ce28:	1880251e 	bne	r3,r2,400cec0 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 400ce2c:	e0bffa17 	ldw	r2,-24(fp)
 400ce30:	1005003a 	cmpeq	r2,r2,zero
 400ce34:	1000051e 	bne	r2,zero,400ce4c <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 400ce38:	400cf980 	call	400cf98 <alt_get_errno>
 400ce3c:	1007883a 	mov	r3,r2
 400ce40:	008002c4 	movi	r2,11
 400ce44:	18800015 	stw	r2,0(r3)
        break;
 400ce48:	00003206 	br	400cf14 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400ce4c:	0005303a 	rdctl	r2,status
 400ce50:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ce54:	e0fff717 	ldw	r3,-36(fp)
 400ce58:	00bfff84 	movi	r2,-2
 400ce5c:	1884703a 	and	r2,r3,r2
 400ce60:	1001703a 	wrctl	status,r2
  
  return context;
 400ce64:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 400ce68:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 400ce6c:	e0bffc17 	ldw	r2,-16(fp)
 400ce70:	10800117 	ldw	r2,4(r2)
 400ce74:	10c11014 	ori	r3,r2,1088
 400ce78:	e0bffc17 	ldw	r2,-16(fp)
 400ce7c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 400ce80:	e0bffc17 	ldw	r2,-16(fp)
 400ce84:	10800017 	ldw	r2,0(r2)
 400ce88:	11000304 	addi	r4,r2,12
 400ce8c:	e0bffc17 	ldw	r2,-16(fp)
 400ce90:	10800117 	ldw	r2,4(r2)
 400ce94:	1007883a 	mov	r3,r2
 400ce98:	2005883a 	mov	r2,r4
 400ce9c:	10c00035 	stwio	r3,0(r2)
 400cea0:	e0bffb17 	ldw	r2,-20(fp)
 400cea4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400cea8:	e0bff617 	ldw	r2,-40(fp)
 400ceac:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 400ceb0:	e0bffc17 	ldw	r2,-16(fp)
 400ceb4:	10c00417 	ldw	r3,16(r2)
 400ceb8:	e0bff917 	ldw	r2,-28(fp)
 400cebc:	18bffc26 	beq	r3,r2,400ceb0 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 400cec0:	e0bff817 	ldw	r2,-32(fp)
 400cec4:	10bfffc4 	addi	r2,r2,-1
 400cec8:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 400cecc:	e0bffc17 	ldw	r2,-16(fp)
 400ced0:	10c00517 	ldw	r3,20(r2)
 400ced4:	e0bffd17 	ldw	r2,-12(fp)
 400ced8:	10800003 	ldbu	r2,0(r2)
 400cedc:	1009883a 	mov	r4,r2
 400cee0:	e0bffc17 	ldw	r2,-16(fp)
 400cee4:	1885883a 	add	r2,r3,r2
 400cee8:	10801704 	addi	r2,r2,92
 400ceec:	11000005 	stb	r4,0(r2)
 400cef0:	e0bffd17 	ldw	r2,-12(fp)
 400cef4:	10800044 	addi	r2,r2,1
 400cef8:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 400cefc:	e0fffc17 	ldw	r3,-16(fp)
 400cf00:	e0bff917 	ldw	r2,-28(fp)
 400cf04:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 400cf08:	e0bff817 	ldw	r2,-32(fp)
 400cf0c:	1004c03a 	cmpne	r2,r2,zero
 400cf10:	103fbd1e 	bne	r2,zero,400ce08 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400cf14:	0005303a 	rdctl	r2,status
 400cf18:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400cf1c:	e0fff517 	ldw	r3,-44(fp)
 400cf20:	00bfff84 	movi	r2,-2
 400cf24:	1884703a 	and	r2,r3,r2
 400cf28:	1001703a 	wrctl	status,r2
  
  return context;
 400cf2c:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 400cf30:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 400cf34:	e0bffc17 	ldw	r2,-16(fp)
 400cf38:	10800117 	ldw	r2,4(r2)
 400cf3c:	10c11014 	ori	r3,r2,1088
 400cf40:	e0bffc17 	ldw	r2,-16(fp)
 400cf44:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 400cf48:	e0bffc17 	ldw	r2,-16(fp)
 400cf4c:	10800017 	ldw	r2,0(r2)
 400cf50:	11000304 	addi	r4,r2,12
 400cf54:	e0bffc17 	ldw	r2,-16(fp)
 400cf58:	10800117 	ldw	r2,4(r2)
 400cf5c:	1007883a 	mov	r3,r2
 400cf60:	2005883a 	mov	r2,r4
 400cf64:	10c00035 	stwio	r3,0(r2)
 400cf68:	e0bffb17 	ldw	r2,-20(fp)
 400cf6c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400cf70:	e0bff417 	ldw	r2,-48(fp)
 400cf74:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 400cf78:	e0fffe17 	ldw	r3,-8(fp)
 400cf7c:	e0bff817 	ldw	r2,-32(fp)
 400cf80:	1885c83a 	sub	r2,r3,r2
}
 400cf84:	e037883a 	mov	sp,fp
 400cf88:	dfc00117 	ldw	ra,4(sp)
 400cf8c:	df000017 	ldw	fp,0(sp)
 400cf90:	dec00204 	addi	sp,sp,8
 400cf94:	f800283a 	ret

0400cf98 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400cf98:	defffd04 	addi	sp,sp,-12
 400cf9c:	dfc00215 	stw	ra,8(sp)
 400cfa0:	df000115 	stw	fp,4(sp)
 400cfa4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400cfa8:	00810074 	movhi	r2,1025
 400cfac:	10839204 	addi	r2,r2,3656
 400cfb0:	10800017 	ldw	r2,0(r2)
 400cfb4:	1005003a 	cmpeq	r2,r2,zero
 400cfb8:	1000061e 	bne	r2,zero,400cfd4 <alt_get_errno+0x3c>
 400cfbc:	00810074 	movhi	r2,1025
 400cfc0:	10839204 	addi	r2,r2,3656
 400cfc4:	10800017 	ldw	r2,0(r2)
 400cfc8:	103ee83a 	callr	r2
 400cfcc:	e0bfff15 	stw	r2,-4(fp)
 400cfd0:	00000306 	br	400cfe0 <alt_get_errno+0x48>
 400cfd4:	00810074 	movhi	r2,1025
 400cfd8:	108a9b04 	addi	r2,r2,10860
 400cfdc:	e0bfff15 	stw	r2,-4(fp)
 400cfe0:	e0bfff17 	ldw	r2,-4(fp)
}
 400cfe4:	e037883a 	mov	sp,fp
 400cfe8:	dfc00117 	ldw	ra,4(sp)
 400cfec:	df000017 	ldw	fp,0(sp)
 400cff0:	dec00204 	addi	sp,sp,8
 400cff4:	f800283a 	ret

0400cff8 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
 400cff8:	defff904 	addi	sp,sp,-28
 400cffc:	dfc00615 	stw	ra,24(sp)
 400d000:	df000515 	stw	fp,20(sp)
 400d004:	df000504 	addi	fp,sp,20
 400d008:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
 400d00c:	00800144 	movi	r2,5
 400d010:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
 400d014:	00800044 	movi	r2,1
 400d018:	d8800015 	stw	r2,0(sp)
 400d01c:	e0bffe44 	addi	r2,fp,-7
 400d020:	d8800115 	stw	r2,4(sp)
 400d024:	d8000215 	stw	zero,8(sp)
 400d028:	e13fff17 	ldw	r4,-4(fp)
 400d02c:	000b883a 	mov	r5,zero
 400d030:	01800044 	movi	r6,1
 400d034:	e1fffe04 	addi	r7,fp,-8
 400d038:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
 400d03c:	e0bffe43 	ldbu	r2,-7(fp)
 400d040:	10803fcc 	andi	r2,r2,255
}
 400d044:	e037883a 	mov	sp,fp
 400d048:	dfc00117 	ldw	ra,4(sp)
 400d04c:	df000017 	ldw	fp,0(sp)
 400d050:	dec00204 	addi	sp,sp,8
 400d054:	f800283a 	ret

0400d058 <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
 400d058:	defff604 	addi	sp,sp,-40
 400d05c:	dfc00915 	stw	ra,36(sp)
 400d060:	df000815 	stw	fp,32(sp)
 400d064:	df000804 	addi	fp,sp,32
 400d068:	e13ffd15 	stw	r4,-12(fp)
 400d06c:	e17ffe15 	stw	r5,-8(fp)
 400d070:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
 400d074:	e0bfff17 	ldw	r2,-4(fp)
 400d078:	1005003a 	cmpeq	r2,r2,zero
 400d07c:	1000121e 	bne	r2,zero,400d0c8 <epcs_sector_erase+0x70>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
 400d080:	00bff604 	movi	r2,-40
 400d084:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
 400d088:	e0bffe17 	ldw	r2,-8(fp)
 400d08c:	1004d63a 	srli	r2,r2,24
 400d090:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
 400d094:	e0bffe17 	ldw	r2,-8(fp)
 400d098:	1004d43a 	srli	r2,r2,16
 400d09c:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
 400d0a0:	e0bffe17 	ldw	r2,-8(fp)
 400d0a4:	1004d23a 	srli	r2,r2,8
 400d0a8:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
 400d0ac:	e0bffe17 	ldw	r2,-8(fp)
 400d0b0:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
 400d0b4:	00800144 	movi	r2,5
 400d0b8:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
 400d0bc:	e13ffd17 	ldw	r4,-12(fp)
 400d0c0:	400d61c0 	call	400d61c <epcs_enter_4_bytes_mode>
 400d0c4:	00000c06 	br	400d0f8 <epcs_sector_erase+0xa0>
  }
  else
  {
      se[0] = epcs_se;
 400d0c8:	00bff604 	movi	r2,-40
 400d0cc:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
 400d0d0:	e0bffe17 	ldw	r2,-8(fp)
 400d0d4:	1004d43a 	srli	r2,r2,16
 400d0d8:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
 400d0dc:	e0bffe17 	ldw	r2,-8(fp)
 400d0e0:	1004d23a 	srli	r2,r2,8
 400d0e4:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
 400d0e8:	e0bffe17 	ldw	r2,-8(fp)
 400d0ec:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
 400d0f0:	00800104 	movi	r2,4
 400d0f4:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
 400d0f8:	e13ffd17 	ldw	r4,-12(fp)
 400d0fc:	400d30c0 	call	400d30c <epcs_write_enable>

  alt_avalon_spi_command(
 400d100:	e1bffb03 	ldbu	r6,-20(fp)
 400d104:	e1fffb44 	addi	r7,fp,-19
 400d108:	d8000015 	stw	zero,0(sp)
 400d10c:	d8000115 	stw	zero,4(sp)
 400d110:	d8000215 	stw	zero,8(sp)
 400d114:	e13ffd17 	ldw	r4,-12(fp)
 400d118:	000b883a 	mov	r5,zero
 400d11c:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
 400d120:	e13ffd17 	ldw	r4,-12(fp)
 400d124:	400d1500 	call	400d150 <epcs_await_wip_released>

  if(four_bytes_mode)
 400d128:	e0bfff17 	ldw	r2,-4(fp)
 400d12c:	1005003a 	cmpeq	r2,r2,zero
 400d130:	1000021e 	bne	r2,zero,400d13c <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
 400d134:	e13ffd17 	ldw	r4,-12(fp)
 400d138:	400d6740 	call	400d674 <epcs_exit_4_bytes_mode>
  }
}
 400d13c:	e037883a 	mov	sp,fp
 400d140:	dfc00117 	ldw	ra,4(sp)
 400d144:	df000017 	ldw	fp,0(sp)
 400d148:	dec00204 	addi	sp,sp,8
 400d14c:	f800283a 	ret

0400d150 <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
 400d150:	defffd04 	addi	sp,sp,-12
 400d154:	dfc00215 	stw	ra,8(sp)
 400d158:	df000115 	stw	fp,4(sp)
 400d15c:	df000104 	addi	fp,sp,4
 400d160:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 400d164:	e13fff17 	ldw	r4,-4(fp)
 400d168:	400d1880 	call	400d188 <epcs_test_wip>
 400d16c:	1004c03a 	cmpne	r2,r2,zero
 400d170:	103ffc1e 	bne	r2,zero,400d164 <epcs_await_wip_released+0x14>
  {
  }
}
 400d174:	e037883a 	mov	sp,fp
 400d178:	dfc00117 	ldw	ra,4(sp)
 400d17c:	df000017 	ldw	fp,0(sp)
 400d180:	dec00204 	addi	sp,sp,8
 400d184:	f800283a 	ret

0400d188 <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
 400d188:	defffd04 	addi	sp,sp,-12
 400d18c:	dfc00215 	stw	ra,8(sp)
 400d190:	df000115 	stw	fp,4(sp)
 400d194:	df000104 	addi	fp,sp,4
 400d198:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
 400d19c:	e13fff17 	ldw	r4,-4(fp)
 400d1a0:	400cff80 	call	400cff8 <epcs_read_status_register>
 400d1a4:	10803fcc 	andi	r2,r2,255
 400d1a8:	1080004c 	andi	r2,r2,1
}
 400d1ac:	e037883a 	mov	sp,fp
 400d1b0:	dfc00117 	ldw	ra,4(sp)
 400d1b4:	df000017 	ldw	fp,0(sp)
 400d1b8:	dec00204 	addi	sp,sp,8
 400d1bc:	f800283a 	ret

0400d1c0 <epcs_read_buffer>:
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 400d1c0:	defff404 	addi	sp,sp,-48
 400d1c4:	dfc00b15 	stw	ra,44(sp)
 400d1c8:	df000a15 	stw	fp,40(sp)
 400d1cc:	df000a04 	addi	fp,sp,40
 400d1d0:	e13ffc15 	stw	r4,-16(fp)
 400d1d4:	e17ffd15 	stw	r5,-12(fp)
 400d1d8:	e1bffe15 	stw	r6,-8(fp)
 400d1dc:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
 400d1e0:	008000c4 	movi	r2,3
 400d1e4:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
 400d1e8:	e0800217 	ldw	r2,8(fp)
 400d1ec:	1005003a 	cmpeq	r2,r2,zero
 400d1f0:	10001c1e 	bne	r2,zero,400d264 <epcs_read_buffer+0xa4>
  {
        read_command[1] = (offset >> 24) & 0xFF;
 400d1f4:	e0bffd17 	ldw	r2,-12(fp)
 400d1f8:	1005d63a 	srai	r2,r2,24
 400d1fc:	1007883a 	mov	r3,r2
 400d200:	00bfffc4 	movi	r2,-1
 400d204:	1884703a 	and	r2,r3,r2
 400d208:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
 400d20c:	e0bffd17 	ldw	r2,-12(fp)
 400d210:	1005d43a 	srai	r2,r2,16
 400d214:	1007883a 	mov	r3,r2
 400d218:	00bfffc4 	movi	r2,-1
 400d21c:	1884703a 	and	r2,r3,r2
 400d220:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
 400d224:	e0bffd17 	ldw	r2,-12(fp)
 400d228:	1005d23a 	srai	r2,r2,8
 400d22c:	1007883a 	mov	r3,r2
 400d230:	00bfffc4 	movi	r2,-1
 400d234:	1884703a 	and	r2,r3,r2
 400d238:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
 400d23c:	e0bffd17 	ldw	r2,-12(fp)
 400d240:	1007883a 	mov	r3,r2
 400d244:	00bfffc4 	movi	r2,-1
 400d248:	1884703a 	and	r2,r3,r2
 400d24c:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
 400d250:	00800144 	movi	r2,5
 400d254:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
 400d258:	e13ffc17 	ldw	r4,-16(fp)
 400d25c:	400d61c0 	call	400d61c <epcs_enter_4_bytes_mode>
 400d260:	00001306 	br	400d2b0 <epcs_read_buffer+0xf0>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
 400d264:	e0bffd17 	ldw	r2,-12(fp)
 400d268:	1005d43a 	srai	r2,r2,16
 400d26c:	1007883a 	mov	r3,r2
 400d270:	00bfffc4 	movi	r2,-1
 400d274:	1884703a 	and	r2,r3,r2
 400d278:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
 400d27c:	e0bffd17 	ldw	r2,-12(fp)
 400d280:	1005d23a 	srai	r2,r2,8
 400d284:	1007883a 	mov	r3,r2
 400d288:	00bfffc4 	movi	r2,-1
 400d28c:	1884703a 	and	r2,r3,r2
 400d290:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
 400d294:	e0bffd17 	ldw	r2,-12(fp)
 400d298:	1007883a 	mov	r3,r2
 400d29c:	00bfffc4 	movi	r2,-1
 400d2a0:	1884703a 	and	r2,r3,r2
 400d2a4:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
 400d2a8:	00800104 	movi	r2,4
 400d2ac:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
 400d2b0:	e13ffc17 	ldw	r4,-16(fp)
 400d2b4:	400d1500 	call	400d150 <epcs_await_wip_released>

  alt_avalon_spi_command(
 400d2b8:	e0bfff17 	ldw	r2,-4(fp)
 400d2bc:	e1fffa04 	addi	r7,fp,-24
 400d2c0:	d8800015 	stw	r2,0(sp)
 400d2c4:	e0bffe17 	ldw	r2,-8(fp)
 400d2c8:	d8800115 	stw	r2,4(sp)
 400d2cc:	d8000215 	stw	zero,8(sp)
 400d2d0:	e13ffc17 	ldw	r4,-16(fp)
 400d2d4:	000b883a 	mov	r5,zero
 400d2d8:	e1bff917 	ldw	r6,-28(fp)
 400d2dc:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
 400d2e0:	e0800217 	ldw	r2,8(fp)
 400d2e4:	1005003a 	cmpeq	r2,r2,zero
 400d2e8:	1000021e 	bne	r2,zero,400d2f4 <epcs_read_buffer+0x134>
  {
    epcs_exit_4_bytes_mode(base);
 400d2ec:	e13ffc17 	ldw	r4,-16(fp)
 400d2f0:	400d6740 	call	400d674 <epcs_exit_4_bytes_mode>
  }

  return length;
 400d2f4:	e0bfff17 	ldw	r2,-4(fp)
}
 400d2f8:	e037883a 	mov	sp,fp
 400d2fc:	dfc00117 	ldw	ra,4(sp)
 400d300:	df000017 	ldw	fp,0(sp)
 400d304:	dec00204 	addi	sp,sp,8
 400d308:	f800283a 	ret

0400d30c <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
 400d30c:	defff904 	addi	sp,sp,-28
 400d310:	dfc00615 	stw	ra,24(sp)
 400d314:	df000515 	stw	fp,20(sp)
 400d318:	df000504 	addi	fp,sp,20
 400d31c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
 400d320:	00800184 	movi	r2,6
 400d324:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
 400d328:	d8000015 	stw	zero,0(sp)
 400d32c:	d8000115 	stw	zero,4(sp)
 400d330:	d8000215 	stw	zero,8(sp)
 400d334:	e13fff17 	ldw	r4,-4(fp)
 400d338:	000b883a 	mov	r5,zero
 400d33c:	01800044 	movi	r6,1
 400d340:	e1fffe04 	addi	r7,fp,-8
 400d344:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
 400d348:	e037883a 	mov	sp,fp
 400d34c:	dfc00117 	ldw	ra,4(sp)
 400d350:	df000017 	ldw	fp,0(sp)
 400d354:	dec00204 	addi	sp,sp,8
 400d358:	f800283a 	ret

0400d35c <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
 400d35c:	defff804 	addi	sp,sp,-32
 400d360:	dfc00715 	stw	ra,28(sp)
 400d364:	df000615 	stw	fp,24(sp)
 400d368:	df000604 	addi	fp,sp,24
 400d36c:	e13ffe15 	stw	r4,-8(fp)
 400d370:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
 400d374:	00800044 	movi	r2,1
 400d378:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
 400d37c:	e0bfff03 	ldbu	r2,-4(fp)
 400d380:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
 400d384:	d8000015 	stw	zero,0(sp)
 400d388:	d8000115 	stw	zero,4(sp)
 400d38c:	d8000215 	stw	zero,8(sp)
 400d390:	e13ffe17 	ldw	r4,-8(fp)
 400d394:	000b883a 	mov	r5,zero
 400d398:	01800084 	movi	r6,2
 400d39c:	e1fffd04 	addi	r7,fp,-12
 400d3a0:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
 400d3a4:	e13ffe17 	ldw	r4,-8(fp)
 400d3a8:	400d1500 	call	400d150 <epcs_await_wip_released>
}
 400d3ac:	e037883a 	mov	sp,fp
 400d3b0:	dfc00117 	ldw	ra,4(sp)
 400d3b4:	df000017 	ldw	fp,0(sp)
 400d3b8:	dec00204 	addi	sp,sp,8
 400d3bc:	f800283a 	ret

0400d3c0 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 400d3c0:	defff404 	addi	sp,sp,-48
 400d3c4:	dfc00b15 	stw	ra,44(sp)
 400d3c8:	df000a15 	stw	fp,40(sp)
 400d3cc:	df000a04 	addi	fp,sp,40
 400d3d0:	e13ffc15 	stw	r4,-16(fp)
 400d3d4:	e17ffd15 	stw	r5,-12(fp)
 400d3d8:	e1bffe15 	stw	r6,-8(fp)
 400d3dc:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
 400d3e0:	00800084 	movi	r2,2
 400d3e4:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
 400d3e8:	e0800217 	ldw	r2,8(fp)
 400d3ec:	1005003a 	cmpeq	r2,r2,zero
 400d3f0:	10001c1e 	bne	r2,zero,400d464 <epcs_write_buffer+0xa4>
  {
      pp[1] = (offset >> 24) & 0xFF;
 400d3f4:	e0bffd17 	ldw	r2,-12(fp)
 400d3f8:	1005d63a 	srai	r2,r2,24
 400d3fc:	1007883a 	mov	r3,r2
 400d400:	00bfffc4 	movi	r2,-1
 400d404:	1884703a 	and	r2,r3,r2
 400d408:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
 400d40c:	e0bffd17 	ldw	r2,-12(fp)
 400d410:	1005d43a 	srai	r2,r2,16
 400d414:	1007883a 	mov	r3,r2
 400d418:	00bfffc4 	movi	r2,-1
 400d41c:	1884703a 	and	r2,r3,r2
 400d420:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
 400d424:	e0bffd17 	ldw	r2,-12(fp)
 400d428:	1005d23a 	srai	r2,r2,8
 400d42c:	1007883a 	mov	r3,r2
 400d430:	00bfffc4 	movi	r2,-1
 400d434:	1884703a 	and	r2,r3,r2
 400d438:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
 400d43c:	e0bffd17 	ldw	r2,-12(fp)
 400d440:	1007883a 	mov	r3,r2
 400d444:	00bfffc4 	movi	r2,-1
 400d448:	1884703a 	and	r2,r3,r2
 400d44c:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
 400d450:	00800144 	movi	r2,5
 400d454:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
 400d458:	e13ffc17 	ldw	r4,-16(fp)
 400d45c:	400d61c0 	call	400d61c <epcs_enter_4_bytes_mode>
 400d460:	00001306 	br	400d4b0 <epcs_write_buffer+0xf0>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
 400d464:	e0bffd17 	ldw	r2,-12(fp)
 400d468:	1005d43a 	srai	r2,r2,16
 400d46c:	1007883a 	mov	r3,r2
 400d470:	00bfffc4 	movi	r2,-1
 400d474:	1884703a 	and	r2,r3,r2
 400d478:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
 400d47c:	e0bffd17 	ldw	r2,-12(fp)
 400d480:	1005d23a 	srai	r2,r2,8
 400d484:	1007883a 	mov	r3,r2
 400d488:	00bfffc4 	movi	r2,-1
 400d48c:	1884703a 	and	r2,r3,r2
 400d490:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
 400d494:	e0bffd17 	ldw	r2,-12(fp)
 400d498:	1007883a 	mov	r3,r2
 400d49c:	00bfffc4 	movi	r2,-1
 400d4a0:	1884703a 	and	r2,r3,r2
 400d4a4:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
 400d4a8:	00800104 	movi	r2,4
 400d4ac:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
 400d4b0:	e13ffc17 	ldw	r4,-16(fp)
 400d4b4:	400d30c0 	call	400d30c <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
 400d4b8:	e1fffa04 	addi	r7,fp,-24
 400d4bc:	d8000015 	stw	zero,0(sp)
 400d4c0:	d8000115 	stw	zero,4(sp)
 400d4c4:	00800044 	movi	r2,1
 400d4c8:	d8800215 	stw	r2,8(sp)
 400d4cc:	e13ffc17 	ldw	r4,-16(fp)
 400d4d0:	000b883a 	mov	r5,zero
 400d4d4:	e1bff917 	ldw	r6,-28(fp)
 400d4d8:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
 400d4dc:	e1bfff17 	ldw	r6,-4(fp)
 400d4e0:	d8000015 	stw	zero,0(sp)
 400d4e4:	d8000115 	stw	zero,4(sp)
 400d4e8:	d8000215 	stw	zero,8(sp)
 400d4ec:	e13ffc17 	ldw	r4,-16(fp)
 400d4f0:	000b883a 	mov	r5,zero
 400d4f4:	e1fffe17 	ldw	r7,-8(fp)
 400d4f8:	400e51c0 	call	400e51c <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
 400d4fc:	e13ffc17 	ldw	r4,-16(fp)
 400d500:	400d1500 	call	400d150 <epcs_await_wip_released>

  if(four_bytes_mode)
 400d504:	e0800217 	ldw	r2,8(fp)
 400d508:	1005003a 	cmpeq	r2,r2,zero
 400d50c:	1000021e 	bne	r2,zero,400d518 <epcs_write_buffer+0x158>
  {
    epcs_exit_4_bytes_mode(base);
 400d510:	e13ffc17 	ldw	r4,-16(fp)
 400d514:	400d6740 	call	400d674 <epcs_exit_4_bytes_mode>
  }

  return length;
 400d518:	e0bfff17 	ldw	r2,-4(fp)
}
 400d51c:	e037883a 	mov	sp,fp
 400d520:	dfc00117 	ldw	ra,4(sp)
 400d524:	df000017 	ldw	fp,0(sp)
 400d528:	dec00204 	addi	sp,sp,8
 400d52c:	f800283a 	ret

0400d530 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
 400d530:	defff804 	addi	sp,sp,-32
 400d534:	dfc00715 	stw	ra,28(sp)
 400d538:	df000615 	stw	fp,24(sp)
 400d53c:	df000604 	addi	fp,sp,24
 400d540:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
 400d544:	00bfeac4 	movi	r2,-85
 400d548:	e0bffd05 	stb	r2,-12(fp)
 400d54c:	e03ffd45 	stb	zero,-11(fp)
 400d550:	e03ffd85 	stb	zero,-10(fp)
 400d554:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
 400d558:	00800044 	movi	r2,1
 400d55c:	d8800015 	stw	r2,0(sp)
 400d560:	e0bffe04 	addi	r2,fp,-8
 400d564:	d8800115 	stw	r2,4(sp)
 400d568:	d8000215 	stw	zero,8(sp)
 400d56c:	e13fff17 	ldw	r4,-4(fp)
 400d570:	000b883a 	mov	r5,zero
 400d574:	01800104 	movi	r6,4
 400d578:	e1fffd04 	addi	r7,fp,-12
 400d57c:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
 400d580:	e0bffe03 	ldbu	r2,-8(fp)
 400d584:	10803fcc 	andi	r2,r2,255
}
 400d588:	e037883a 	mov	sp,fp
 400d58c:	dfc00117 	ldw	ra,4(sp)
 400d590:	df000017 	ldw	fp,0(sp)
 400d594:	dec00204 	addi	sp,sp,8
 400d598:	f800283a 	ret

0400d59c <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
 400d59c:	defff904 	addi	sp,sp,-28
 400d5a0:	dfc00615 	stw	ra,24(sp)
 400d5a4:	df000515 	stw	fp,20(sp)
 400d5a8:	df000504 	addi	fp,sp,20
 400d5ac:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
 400d5b0:	00bfe7c4 	movi	r2,-97
 400d5b4:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
 400d5b8:	008000c4 	movi	r2,3
 400d5bc:	d8800015 	stw	r2,0(sp)
 400d5c0:	e0bffe44 	addi	r2,fp,-7
 400d5c4:	d8800115 	stw	r2,4(sp)
 400d5c8:	d8000215 	stw	zero,8(sp)
 400d5cc:	e13fff17 	ldw	r4,-4(fp)
 400d5d0:	000b883a 	mov	r5,zero
 400d5d4:	01800044 	movi	r6,1
 400d5d8:	e1fffe04 	addi	r7,fp,-8
 400d5dc:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
 400d5e0:	e0bffe43 	ldbu	r2,-7(fp)
 400d5e4:	10803fcc 	andi	r2,r2,255
 400d5e8:	1006943a 	slli	r3,r2,16
 400d5ec:	e0bffe83 	ldbu	r2,-6(fp)
 400d5f0:	10803fcc 	andi	r2,r2,255
 400d5f4:	1004923a 	slli	r2,r2,8
 400d5f8:	1886b03a 	or	r3,r3,r2
 400d5fc:	e0bffec3 	ldbu	r2,-5(fp)
 400d600:	10803fcc 	andi	r2,r2,255
 400d604:	1884b03a 	or	r2,r3,r2
}
 400d608:	e037883a 	mov	sp,fp
 400d60c:	dfc00117 	ldw	ra,4(sp)
 400d610:	df000017 	ldw	fp,0(sp)
 400d614:	dec00204 	addi	sp,sp,8
 400d618:	f800283a 	ret

0400d61c <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
 400d61c:	defff904 	addi	sp,sp,-28
 400d620:	dfc00615 	stw	ra,24(sp)
 400d624:	df000515 	stw	fp,20(sp)
 400d628:	df000504 	addi	fp,sp,20
 400d62c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
 400d630:	00bfedc4 	movi	r2,-73
 400d634:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
 400d638:	e13fff17 	ldw	r4,-4(fp)
 400d63c:	400d30c0 	call	400d30c <epcs_write_enable>

  alt_avalon_spi_command(
 400d640:	d8000015 	stw	zero,0(sp)
 400d644:	d8000115 	stw	zero,4(sp)
 400d648:	d8000215 	stw	zero,8(sp)
 400d64c:	e13fff17 	ldw	r4,-4(fp)
 400d650:	000b883a 	mov	r5,zero
 400d654:	01800044 	movi	r6,1
 400d658:	e1fffe04 	addi	r7,fp,-8
 400d65c:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
 400d660:	e037883a 	mov	sp,fp
 400d664:	dfc00117 	ldw	ra,4(sp)
 400d668:	df000017 	ldw	fp,0(sp)
 400d66c:	dec00204 	addi	sp,sp,8
 400d670:	f800283a 	ret

0400d674 <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
 400d674:	defff904 	addi	sp,sp,-28
 400d678:	dfc00615 	stw	ra,24(sp)
 400d67c:	df000515 	stw	fp,20(sp)
 400d680:	df000504 	addi	fp,sp,20
 400d684:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
 400d688:	00bffa44 	movi	r2,-23
 400d68c:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
 400d690:	e13fff17 	ldw	r4,-4(fp)
 400d694:	400d30c0 	call	400d30c <epcs_write_enable>

  alt_avalon_spi_command(
 400d698:	d8000015 	stw	zero,0(sp)
 400d69c:	d8000115 	stw	zero,4(sp)
 400d6a0:	d8000215 	stw	zero,8(sp)
 400d6a4:	e13fff17 	ldw	r4,-4(fp)
 400d6a8:	000b883a 	mov	r5,zero
 400d6ac:	01800044 	movi	r6,1
 400d6b0:	e1fffe04 	addi	r7,fp,-8
 400d6b4:	400e51c0 	call	400e51c <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
 400d6b8:	e037883a 	mov	sp,fp
 400d6bc:	dfc00117 	ldw	ra,4(sp)
 400d6c0:	df000017 	ldw	fp,0(sp)
 400d6c4:	dec00204 	addi	sp,sp,8
 400d6c8:	f800283a 	ret

0400d6cc <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 400d6cc:	defff404 	addi	sp,sp,-48
 400d6d0:	df000b15 	stw	fp,44(sp)
 400d6d4:	df000b04 	addi	fp,sp,44
 400d6d8:	e13ffb15 	stw	r4,-20(fp)
 400d6dc:	e17ffc15 	stw	r5,-16(fp)
 400d6e0:	e1bffd15 	stw	r6,-12(fp)
 400d6e4:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 400d6e8:	e03ff915 	stw	zero,-28(fp)
 400d6ec:	00810074 	movhi	r2,1025
 400d6f0:	108aa204 	addi	r2,r2,10888
 400d6f4:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 400d6f8:	1005003a 	cmpeq	r2,r2,zero
 400d6fc:	1000411e 	bne	r2,zero,400d804 <alt_alarm_start+0x138>
  {
    if (alarm)
 400d700:	e0bffb17 	ldw	r2,-20(fp)
 400d704:	1005003a 	cmpeq	r2,r2,zero
 400d708:	10003b1e 	bne	r2,zero,400d7f8 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 400d70c:	e0fffb17 	ldw	r3,-20(fp)
 400d710:	e0bffd17 	ldw	r2,-12(fp)
 400d714:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 400d718:	e0fffb17 	ldw	r3,-20(fp)
 400d71c:	e0bffe17 	ldw	r2,-8(fp)
 400d720:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400d724:	0005303a 	rdctl	r2,status
 400d728:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400d72c:	e0fff817 	ldw	r3,-32(fp)
 400d730:	00bfff84 	movi	r2,-2
 400d734:	1884703a 	and	r2,r3,r2
 400d738:	1001703a 	wrctl	status,r2
  
  return context;
 400d73c:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 400d740:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 400d744:	00810074 	movhi	r2,1025
 400d748:	108aa304 	addi	r2,r2,10892
 400d74c:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 400d750:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 400d754:	e0fffc17 	ldw	r3,-16(fp)
 400d758:	e0bff917 	ldw	r2,-28(fp)
 400d75c:	1885883a 	add	r2,r3,r2
 400d760:	10c00044 	addi	r3,r2,1
 400d764:	e0bffb17 	ldw	r2,-20(fp)
 400d768:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 400d76c:	e0bffb17 	ldw	r2,-20(fp)
 400d770:	10c00217 	ldw	r3,8(r2)
 400d774:	e0bff917 	ldw	r2,-28(fp)
 400d778:	1880042e 	bgeu	r3,r2,400d78c <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 400d77c:	e0fffb17 	ldw	r3,-20(fp)
 400d780:	00800044 	movi	r2,1
 400d784:	18800405 	stb	r2,16(r3)
 400d788:	00000206 	br	400d794 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 400d78c:	e0bffb17 	ldw	r2,-20(fp)
 400d790:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 400d794:	e0fffb17 	ldw	r3,-20(fp)
 400d798:	00810074 	movhi	r2,1025
 400d79c:	10839704 	addi	r2,r2,3676
 400d7a0:	e0bff615 	stw	r2,-40(fp)
 400d7a4:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400d7a8:	e0fff717 	ldw	r3,-36(fp)
 400d7ac:	e0bff617 	ldw	r2,-40(fp)
 400d7b0:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 400d7b4:	e0bff617 	ldw	r2,-40(fp)
 400d7b8:	10c00017 	ldw	r3,0(r2)
 400d7bc:	e0bff717 	ldw	r2,-36(fp)
 400d7c0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 400d7c4:	e0bff617 	ldw	r2,-40(fp)
 400d7c8:	10c00017 	ldw	r3,0(r2)
 400d7cc:	e0bff717 	ldw	r2,-36(fp)
 400d7d0:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 400d7d4:	e0fff617 	ldw	r3,-40(fp)
 400d7d8:	e0bff717 	ldw	r2,-36(fp)
 400d7dc:	18800015 	stw	r2,0(r3)
 400d7e0:	e0bffa17 	ldw	r2,-24(fp)
 400d7e4:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400d7e8:	e0bff517 	ldw	r2,-44(fp)
 400d7ec:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 400d7f0:	e03fff15 	stw	zero,-4(fp)
 400d7f4:	00000506 	br	400d80c <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 400d7f8:	00bffa84 	movi	r2,-22
 400d7fc:	e0bfff15 	stw	r2,-4(fp)
 400d800:	00000206 	br	400d80c <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 400d804:	00bfde84 	movi	r2,-134
 400d808:	e0bfff15 	stw	r2,-4(fp)
 400d80c:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 400d810:	e037883a 	mov	sp,fp
 400d814:	df000017 	ldw	fp,0(sp)
 400d818:	dec00104 	addi	sp,sp,4
 400d81c:	f800283a 	ret

0400d820 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 400d820:	defffa04 	addi	sp,sp,-24
 400d824:	dfc00515 	stw	ra,20(sp)
 400d828:	df000415 	stw	fp,16(sp)
 400d82c:	df000404 	addi	fp,sp,16
 400d830:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
 400d834:	008000c4 	movi	r2,3
 400d838:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
 400d83c:	e0fffc17 	ldw	r3,-16(fp)
 400d840:	008003f4 	movhi	r2,15
 400d844:	10909004 	addi	r2,r2,16960
 400d848:	188b383a 	mul	r5,r3,r2
 400d84c:	01017db4 	movhi	r4,1526
 400d850:	21384004 	addi	r4,r4,-7936
 400d854:	4009f6c0 	call	4009f6c <__udivsi3>
 400d858:	100b883a 	mov	r5,r2
 400d85c:	01200034 	movhi	r4,32768
 400d860:	213fffc4 	addi	r4,r4,-1
 400d864:	4009f6c0 	call	4009f6c <__udivsi3>
 400d868:	100b883a 	mov	r5,r2
 400d86c:	e13fff17 	ldw	r4,-4(fp)
 400d870:	4009f6c0 	call	4009f6c <__udivsi3>
 400d874:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 400d878:	e0bffd17 	ldw	r2,-12(fp)
 400d87c:	1005003a 	cmpeq	r2,r2,zero
 400d880:	1000281e 	bne	r2,zero,400d924 <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
 400d884:	e03ffe15 	stw	zero,-8(fp)
 400d888:	00001606 	br	400d8e4 <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 400d88c:	00a00034 	movhi	r2,32768
 400d890:	10bfffc4 	addi	r2,r2,-1
 400d894:	10bfffc4 	addi	r2,r2,-1
 400d898:	103ffe1e 	bne	r2,zero,400d894 <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 400d89c:	e0fffc17 	ldw	r3,-16(fp)
 400d8a0:	008003f4 	movhi	r2,15
 400d8a4:	10909004 	addi	r2,r2,16960
 400d8a8:	188b383a 	mul	r5,r3,r2
 400d8ac:	01017db4 	movhi	r4,1526
 400d8b0:	21384004 	addi	r4,r4,-7936
 400d8b4:	4009f6c0 	call	4009f6c <__udivsi3>
 400d8b8:	100b883a 	mov	r5,r2
 400d8bc:	01200034 	movhi	r4,32768
 400d8c0:	213fffc4 	addi	r4,r4,-1
 400d8c4:	4009f6c0 	call	4009f6c <__udivsi3>
 400d8c8:	1007883a 	mov	r3,r2
 400d8cc:	e0bfff17 	ldw	r2,-4(fp)
 400d8d0:	10c5c83a 	sub	r2,r2,r3
 400d8d4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 400d8d8:	e0bffe17 	ldw	r2,-8(fp)
 400d8dc:	10800044 	addi	r2,r2,1
 400d8e0:	e0bffe15 	stw	r2,-8(fp)
 400d8e4:	e0fffe17 	ldw	r3,-8(fp)
 400d8e8:	e0bffd17 	ldw	r2,-12(fp)
 400d8ec:	18bfe716 	blt	r3,r2,400d88c <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 400d8f0:	e0fffc17 	ldw	r3,-16(fp)
 400d8f4:	008003f4 	movhi	r2,15
 400d8f8:	10909004 	addi	r2,r2,16960
 400d8fc:	188b383a 	mul	r5,r3,r2
 400d900:	01017db4 	movhi	r4,1526
 400d904:	21384004 	addi	r4,r4,-7936
 400d908:	4009f6c0 	call	4009f6c <__udivsi3>
 400d90c:	1007883a 	mov	r3,r2
 400d910:	e0bfff17 	ldw	r2,-4(fp)
 400d914:	1885383a 	mul	r2,r3,r2
 400d918:	10bfffc4 	addi	r2,r2,-1
 400d91c:	103ffe1e 	bne	r2,zero,400d918 <alt_busy_sleep+0xf8>
 400d920:	00000c06 	br	400d954 <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 400d924:	e0fffc17 	ldw	r3,-16(fp)
 400d928:	008003f4 	movhi	r2,15
 400d92c:	10909004 	addi	r2,r2,16960
 400d930:	188b383a 	mul	r5,r3,r2
 400d934:	01017db4 	movhi	r4,1526
 400d938:	21384004 	addi	r4,r4,-7936
 400d93c:	4009f6c0 	call	4009f6c <__udivsi3>
 400d940:	1007883a 	mov	r3,r2
 400d944:	e0bfff17 	ldw	r2,-4(fp)
 400d948:	1885383a 	mul	r2,r3,r2
 400d94c:	10bfffc4 	addi	r2,r2,-1
 400d950:	00bffe16 	blt	zero,r2,400d94c <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 400d954:	0005883a 	mov	r2,zero
}
 400d958:	e037883a 	mov	sp,fp
 400d95c:	dfc00117 	ldw	ra,4(sp)
 400d960:	df000017 	ldw	fp,0(sp)
 400d964:	dec00204 	addi	sp,sp,8
 400d968:	f800283a 	ret

0400d96c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 400d96c:	defffe04 	addi	sp,sp,-8
 400d970:	df000115 	stw	fp,4(sp)
 400d974:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 400d978:	e03fff15 	stw	zero,-4(fp)
 400d97c:	00000506 	br	400d994 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 400d980:	e0bfff17 	ldw	r2,-4(fp)
 400d984:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 400d988:	e0bfff17 	ldw	r2,-4(fp)
 400d98c:	10800804 	addi	r2,r2,32
 400d990:	e0bfff15 	stw	r2,-4(fp)
 400d994:	e0bfff17 	ldw	r2,-4(fp)
 400d998:	10820030 	cmpltui	r2,r2,2048
 400d99c:	103ff81e 	bne	r2,zero,400d980 <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 400d9a0:	e037883a 	mov	sp,fp
 400d9a4:	df000017 	ldw	fp,0(sp)
 400d9a8:	dec00104 	addi	sp,sp,4
 400d9ac:	f800283a 	ret

0400d9b0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 400d9b0:	defff904 	addi	sp,sp,-28
 400d9b4:	dfc00615 	stw	ra,24(sp)
 400d9b8:	df000515 	stw	fp,20(sp)
 400d9bc:	df000504 	addi	fp,sp,20
 400d9c0:	e13ffd15 	stw	r4,-12(fp)
 400d9c4:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 400d9c8:	e0bffd17 	ldw	r2,-12(fp)
 400d9cc:	1005003a 	cmpeq	r2,r2,zero
 400d9d0:	1000041e 	bne	r2,zero,400d9e4 <alt_dev_llist_insert+0x34>
 400d9d4:	e0bffd17 	ldw	r2,-12(fp)
 400d9d8:	10800217 	ldw	r2,8(r2)
 400d9dc:	1004c03a 	cmpne	r2,r2,zero
 400d9e0:	1000071e 	bne	r2,zero,400da00 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 400d9e4:	400da640 	call	400da64 <alt_get_errno>
 400d9e8:	1007883a 	mov	r3,r2
 400d9ec:	00800584 	movi	r2,22
 400d9f0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 400d9f4:	00bffa84 	movi	r2,-22
 400d9f8:	e0bfff15 	stw	r2,-4(fp)
 400d9fc:	00001306 	br	400da4c <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 400da00:	e0fffd17 	ldw	r3,-12(fp)
 400da04:	e0bffe17 	ldw	r2,-8(fp)
 400da08:	e0bffb15 	stw	r2,-20(fp)
 400da0c:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400da10:	e0fffc17 	ldw	r3,-16(fp)
 400da14:	e0bffb17 	ldw	r2,-20(fp)
 400da18:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 400da1c:	e0bffb17 	ldw	r2,-20(fp)
 400da20:	10c00017 	ldw	r3,0(r2)
 400da24:	e0bffc17 	ldw	r2,-16(fp)
 400da28:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 400da2c:	e0bffb17 	ldw	r2,-20(fp)
 400da30:	10c00017 	ldw	r3,0(r2)
 400da34:	e0bffc17 	ldw	r2,-16(fp)
 400da38:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 400da3c:	e0fffb17 	ldw	r3,-20(fp)
 400da40:	e0bffc17 	ldw	r2,-16(fp)
 400da44:	18800015 	stw	r2,0(r3)

  return 0;  
 400da48:	e03fff15 	stw	zero,-4(fp)
 400da4c:	e0bfff17 	ldw	r2,-4(fp)
}
 400da50:	e037883a 	mov	sp,fp
 400da54:	dfc00117 	ldw	ra,4(sp)
 400da58:	df000017 	ldw	fp,0(sp)
 400da5c:	dec00204 	addi	sp,sp,8
 400da60:	f800283a 	ret

0400da64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400da64:	defffd04 	addi	sp,sp,-12
 400da68:	dfc00215 	stw	ra,8(sp)
 400da6c:	df000115 	stw	fp,4(sp)
 400da70:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400da74:	00810074 	movhi	r2,1025
 400da78:	10839204 	addi	r2,r2,3656
 400da7c:	10800017 	ldw	r2,0(r2)
 400da80:	1005003a 	cmpeq	r2,r2,zero
 400da84:	1000061e 	bne	r2,zero,400daa0 <alt_get_errno+0x3c>
 400da88:	00810074 	movhi	r2,1025
 400da8c:	10839204 	addi	r2,r2,3656
 400da90:	10800017 	ldw	r2,0(r2)
 400da94:	103ee83a 	callr	r2
 400da98:	e0bfff15 	stw	r2,-4(fp)
 400da9c:	00000306 	br	400daac <alt_get_errno+0x48>
 400daa0:	00810074 	movhi	r2,1025
 400daa4:	108a9b04 	addi	r2,r2,10860
 400daa8:	e0bfff15 	stw	r2,-4(fp)
 400daac:	e0bfff17 	ldw	r2,-4(fp)
}
 400dab0:	e037883a 	mov	sp,fp
 400dab4:	dfc00117 	ldw	ra,4(sp)
 400dab8:	df000017 	ldw	fp,0(sp)
 400dabc:	dec00204 	addi	sp,sp,8
 400dac0:	f800283a 	ret

0400dac4 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 400dac4:	defffd04 	addi	sp,sp,-12
 400dac8:	dfc00215 	stw	ra,8(sp)
 400dacc:	df000115 	stw	fp,4(sp)
 400dad0:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 400dad4:	00bfff04 	movi	r2,-4
 400dad8:	00c10074 	movhi	r3,1025
 400dadc:	18fb9704 	addi	r3,r3,-4516
 400dae0:	1885883a 	add	r2,r3,r2
 400dae4:	e0bfff15 	stw	r2,-4(fp)
 400dae8:	00000606 	br	400db04 <_do_ctors+0x40>
        (*ctor) (); 
 400daec:	e0bfff17 	ldw	r2,-4(fp)
 400daf0:	10800017 	ldw	r2,0(r2)
 400daf4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 400daf8:	e0bfff17 	ldw	r2,-4(fp)
 400dafc:	10bfff04 	addi	r2,r2,-4
 400db00:	e0bfff15 	stw	r2,-4(fp)
 400db04:	e0ffff17 	ldw	r3,-4(fp)
 400db08:	00810074 	movhi	r2,1025
 400db0c:	10bb9604 	addi	r2,r2,-4520
 400db10:	18bff62e 	bgeu	r3,r2,400daec <_do_ctors+0x28>
        (*ctor) (); 
}
 400db14:	e037883a 	mov	sp,fp
 400db18:	dfc00117 	ldw	ra,4(sp)
 400db1c:	df000017 	ldw	fp,0(sp)
 400db20:	dec00204 	addi	sp,sp,8
 400db24:	f800283a 	ret

0400db28 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 400db28:	defffd04 	addi	sp,sp,-12
 400db2c:	dfc00215 	stw	ra,8(sp)
 400db30:	df000115 	stw	fp,4(sp)
 400db34:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 400db38:	00bfff04 	movi	r2,-4
 400db3c:	00c10074 	movhi	r3,1025
 400db40:	18fb9704 	addi	r3,r3,-4516
 400db44:	1885883a 	add	r2,r3,r2
 400db48:	e0bfff15 	stw	r2,-4(fp)
 400db4c:	00000606 	br	400db68 <_do_dtors+0x40>
        (*dtor) (); 
 400db50:	e0bfff17 	ldw	r2,-4(fp)
 400db54:	10800017 	ldw	r2,0(r2)
 400db58:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 400db5c:	e0bfff17 	ldw	r2,-4(fp)
 400db60:	10bfff04 	addi	r2,r2,-4
 400db64:	e0bfff15 	stw	r2,-4(fp)
 400db68:	e0ffff17 	ldw	r3,-4(fp)
 400db6c:	00810074 	movhi	r2,1025
 400db70:	10bb9704 	addi	r2,r2,-4516
 400db74:	18bff62e 	bgeu	r3,r2,400db50 <_do_dtors+0x28>
        (*dtor) (); 
}
 400db78:	e037883a 	mov	sp,fp
 400db7c:	dfc00117 	ldw	ra,4(sp)
 400db80:	df000017 	ldw	fp,0(sp)
 400db84:	dec00204 	addi	sp,sp,8
 400db88:	f800283a 	ret

0400db8c <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 400db8c:	defffb04 	addi	sp,sp,-20
 400db90:	dfc00415 	stw	ra,16(sp)
 400db94:	df000315 	stw	fp,12(sp)
 400db98:	df000304 	addi	fp,sp,12
 400db9c:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 400dba0:	e13ffe17 	ldw	r4,-8(fp)
 400dba4:	d1600d04 	addi	r5,gp,-32716
 400dba8:	400e7540 	call	400e754 <alt_find_dev>
 400dbac:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
 400dbb0:	e0bffd17 	ldw	r2,-12(fp)
 400dbb4:	1005003a 	cmpeq	r2,r2,zero
 400dbb8:	10000b1e 	bne	r2,zero,400dbe8 <alt_flash_open_dev+0x5c>
 400dbbc:	e0bffd17 	ldw	r2,-12(fp)
 400dbc0:	10800317 	ldw	r2,12(r2)
 400dbc4:	1005003a 	cmpeq	r2,r2,zero
 400dbc8:	1000071e 	bne	r2,zero,400dbe8 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
 400dbcc:	e0bffd17 	ldw	r2,-12(fp)
 400dbd0:	10800317 	ldw	r2,12(r2)
 400dbd4:	e13ffd17 	ldw	r4,-12(fp)
 400dbd8:	e17ffe17 	ldw	r5,-8(fp)
 400dbdc:	103ee83a 	callr	r2
 400dbe0:	e0bfff15 	stw	r2,-4(fp)
 400dbe4:	00000206 	br	400dbf0 <alt_flash_open_dev+0x64>
  }

  return dev;
 400dbe8:	e0bffd17 	ldw	r2,-12(fp)
 400dbec:	e0bfff15 	stw	r2,-4(fp)
 400dbf0:	e0bfff17 	ldw	r2,-4(fp)
}
 400dbf4:	e037883a 	mov	sp,fp
 400dbf8:	dfc00117 	ldw	ra,4(sp)
 400dbfc:	df000017 	ldw	fp,0(sp)
 400dc00:	dec00204 	addi	sp,sp,8
 400dc04:	f800283a 	ret

0400dc08 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 400dc08:	defffd04 	addi	sp,sp,-12
 400dc0c:	dfc00215 	stw	ra,8(sp)
 400dc10:	df000115 	stw	fp,4(sp)
 400dc14:	df000104 	addi	fp,sp,4
 400dc18:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 400dc1c:	e0bfff17 	ldw	r2,-4(fp)
 400dc20:	1005003a 	cmpeq	r2,r2,zero
 400dc24:	1000081e 	bne	r2,zero,400dc48 <alt_flash_close_dev+0x40>
 400dc28:	e0bfff17 	ldw	r2,-4(fp)
 400dc2c:	10800417 	ldw	r2,16(r2)
 400dc30:	1005003a 	cmpeq	r2,r2,zero
 400dc34:	1000041e 	bne	r2,zero,400dc48 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
 400dc38:	e0bfff17 	ldw	r2,-4(fp)
 400dc3c:	10800417 	ldw	r2,16(r2)
 400dc40:	e13fff17 	ldw	r4,-4(fp)
 400dc44:	103ee83a 	callr	r2
  }
  return;
}
 400dc48:	e037883a 	mov	sp,fp
 400dc4c:	dfc00117 	ldw	ra,4(sp)
 400dc50:	df000017 	ldw	fp,0(sp)
 400dc54:	dec00204 	addi	sp,sp,8
 400dc58:	f800283a 	ret

0400dc5c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 400dc5c:	defffe04 	addi	sp,sp,-8
 400dc60:	dfc00115 	stw	ra,4(sp)
 400dc64:	df000015 	stw	fp,0(sp)
 400dc68:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 400dc6c:	0009883a 	mov	r4,zero
 400dc70:	01440004 	movi	r5,4096
 400dc74:	400e9c00 	call	400e9c0 <alt_icache_flush>
#endif
}
 400dc78:	e037883a 	mov	sp,fp
 400dc7c:	dfc00117 	ldw	ra,4(sp)
 400dc80:	df000017 	ldw	fp,0(sp)
 400dc84:	dec00204 	addi	sp,sp,8
 400dc88:	f800283a 	ret

0400dc8c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 400dc8c:	defff904 	addi	sp,sp,-28
 400dc90:	dfc00615 	stw	ra,24(sp)
 400dc94:	df000515 	stw	fp,20(sp)
 400dc98:	df000504 	addi	fp,sp,20
 400dc9c:	e13ffc15 	stw	r4,-16(fp)
 400dca0:	e17ffd15 	stw	r5,-12(fp)
 400dca4:	e1bffe15 	stw	r6,-8(fp)
 400dca8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 400dcac:	e0800217 	ldw	r2,8(fp)
 400dcb0:	d8800015 	stw	r2,0(sp)
 400dcb4:	e13ffc17 	ldw	r4,-16(fp)
 400dcb8:	e17ffd17 	ldw	r5,-12(fp)
 400dcbc:	e1bffe17 	ldw	r6,-8(fp)
 400dcc0:	e1ffff17 	ldw	r7,-4(fp)
 400dcc4:	400de600 	call	400de60 <alt_iic_isr_register>
}  
 400dcc8:	e037883a 	mov	sp,fp
 400dccc:	dfc00117 	ldw	ra,4(sp)
 400dcd0:	df000017 	ldw	fp,0(sp)
 400dcd4:	dec00204 	addi	sp,sp,8
 400dcd8:	f800283a 	ret

0400dcdc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 400dcdc:	defff904 	addi	sp,sp,-28
 400dce0:	df000615 	stw	fp,24(sp)
 400dce4:	df000604 	addi	fp,sp,24
 400dce8:	e13ffe15 	stw	r4,-8(fp)
 400dcec:	e17fff15 	stw	r5,-4(fp)
 400dcf0:	e0bfff17 	ldw	r2,-4(fp)
 400dcf4:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400dcf8:	0005303a 	rdctl	r2,status
 400dcfc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400dd00:	e0fffb17 	ldw	r3,-20(fp)
 400dd04:	00bfff84 	movi	r2,-2
 400dd08:	1884703a 	and	r2,r3,r2
 400dd0c:	1001703a 	wrctl	status,r2
  
  return context;
 400dd10:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400dd14:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 400dd18:	e0fffc17 	ldw	r3,-16(fp)
 400dd1c:	00800044 	movi	r2,1
 400dd20:	10c4983a 	sll	r2,r2,r3
 400dd24:	1007883a 	mov	r3,r2
 400dd28:	00810074 	movhi	r2,1025
 400dd2c:	108aa104 	addi	r2,r2,10884
 400dd30:	10800017 	ldw	r2,0(r2)
 400dd34:	1886b03a 	or	r3,r3,r2
 400dd38:	00810074 	movhi	r2,1025
 400dd3c:	108aa104 	addi	r2,r2,10884
 400dd40:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400dd44:	00810074 	movhi	r2,1025
 400dd48:	108aa104 	addi	r2,r2,10884
 400dd4c:	10800017 	ldw	r2,0(r2)
 400dd50:	100170fa 	wrctl	ienable,r2
 400dd54:	e0bffd17 	ldw	r2,-12(fp)
 400dd58:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400dd5c:	e0bffa17 	ldw	r2,-24(fp)
 400dd60:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400dd64:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 400dd68:	e037883a 	mov	sp,fp
 400dd6c:	df000017 	ldw	fp,0(sp)
 400dd70:	dec00104 	addi	sp,sp,4
 400dd74:	f800283a 	ret

0400dd78 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 400dd78:	defff904 	addi	sp,sp,-28
 400dd7c:	df000615 	stw	fp,24(sp)
 400dd80:	df000604 	addi	fp,sp,24
 400dd84:	e13ffe15 	stw	r4,-8(fp)
 400dd88:	e17fff15 	stw	r5,-4(fp)
 400dd8c:	e0bfff17 	ldw	r2,-4(fp)
 400dd90:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400dd94:	0005303a 	rdctl	r2,status
 400dd98:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400dd9c:	e0fffb17 	ldw	r3,-20(fp)
 400dda0:	00bfff84 	movi	r2,-2
 400dda4:	1884703a 	and	r2,r3,r2
 400dda8:	1001703a 	wrctl	status,r2
  
  return context;
 400ddac:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400ddb0:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 400ddb4:	e0fffc17 	ldw	r3,-16(fp)
 400ddb8:	00800044 	movi	r2,1
 400ddbc:	10c4983a 	sll	r2,r2,r3
 400ddc0:	0084303a 	nor	r2,zero,r2
 400ddc4:	1007883a 	mov	r3,r2
 400ddc8:	00810074 	movhi	r2,1025
 400ddcc:	108aa104 	addi	r2,r2,10884
 400ddd0:	10800017 	ldw	r2,0(r2)
 400ddd4:	1886703a 	and	r3,r3,r2
 400ddd8:	00810074 	movhi	r2,1025
 400dddc:	108aa104 	addi	r2,r2,10884
 400dde0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400dde4:	00810074 	movhi	r2,1025
 400dde8:	108aa104 	addi	r2,r2,10884
 400ddec:	10800017 	ldw	r2,0(r2)
 400ddf0:	100170fa 	wrctl	ienable,r2
 400ddf4:	e0bffd17 	ldw	r2,-12(fp)
 400ddf8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ddfc:	e0bffa17 	ldw	r2,-24(fp)
 400de00:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400de04:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 400de08:	e037883a 	mov	sp,fp
 400de0c:	df000017 	ldw	fp,0(sp)
 400de10:	dec00104 	addi	sp,sp,4
 400de14:	f800283a 	ret

0400de18 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 400de18:	defffc04 	addi	sp,sp,-16
 400de1c:	df000315 	stw	fp,12(sp)
 400de20:	df000304 	addi	fp,sp,12
 400de24:	e13ffe15 	stw	r4,-8(fp)
 400de28:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 400de2c:	000530fa 	rdctl	r2,ienable
 400de30:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 400de34:	e0ffff17 	ldw	r3,-4(fp)
 400de38:	00800044 	movi	r2,1
 400de3c:	10c4983a 	sll	r2,r2,r3
 400de40:	1007883a 	mov	r3,r2
 400de44:	e0bffd17 	ldw	r2,-12(fp)
 400de48:	1884703a 	and	r2,r3,r2
 400de4c:	1004c03a 	cmpne	r2,r2,zero
}
 400de50:	e037883a 	mov	sp,fp
 400de54:	df000017 	ldw	fp,0(sp)
 400de58:	dec00104 	addi	sp,sp,4
 400de5c:	f800283a 	ret

0400de60 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 400de60:	defff404 	addi	sp,sp,-48
 400de64:	dfc00b15 	stw	ra,44(sp)
 400de68:	df000a15 	stw	fp,40(sp)
 400de6c:	df000a04 	addi	fp,sp,40
 400de70:	e13ffb15 	stw	r4,-20(fp)
 400de74:	e17ffc15 	stw	r5,-16(fp)
 400de78:	e1bffd15 	stw	r6,-12(fp)
 400de7c:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 400de80:	00bffa84 	movi	r2,-22
 400de84:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 400de88:	e0bffc17 	ldw	r2,-16(fp)
 400de8c:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 400de90:	e0bff917 	ldw	r2,-28(fp)
 400de94:	10800808 	cmpgei	r2,r2,32
 400de98:	1000291e 	bne	r2,zero,400df40 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400de9c:	0005303a 	rdctl	r2,status
 400dea0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400dea4:	e0fff717 	ldw	r3,-36(fp)
 400dea8:	00bfff84 	movi	r2,-2
 400deac:	1884703a 	and	r2,r3,r2
 400deb0:	1001703a 	wrctl	status,r2
  
  return context;
 400deb4:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 400deb8:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 400debc:	e0bff917 	ldw	r2,-28(fp)
 400dec0:	00c10074 	movhi	r3,1025
 400dec4:	18caae04 	addi	r3,r3,10936
 400dec8:	100490fa 	slli	r2,r2,3
 400decc:	10c7883a 	add	r3,r2,r3
 400ded0:	e0bffd17 	ldw	r2,-12(fp)
 400ded4:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 400ded8:	e0bff917 	ldw	r2,-28(fp)
 400dedc:	00c10074 	movhi	r3,1025
 400dee0:	18caae04 	addi	r3,r3,10936
 400dee4:	100490fa 	slli	r2,r2,3
 400dee8:	10c5883a 	add	r2,r2,r3
 400deec:	10c00104 	addi	r3,r2,4
 400def0:	e0bffe17 	ldw	r2,-8(fp)
 400def4:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 400def8:	e0bffd17 	ldw	r2,-12(fp)
 400defc:	1005003a 	cmpeq	r2,r2,zero
 400df00:	1000051e 	bne	r2,zero,400df18 <alt_iic_isr_register+0xb8>
 400df04:	e17ff917 	ldw	r5,-28(fp)
 400df08:	e13ffb17 	ldw	r4,-20(fp)
 400df0c:	400dcdc0 	call	400dcdc <alt_ic_irq_enable>
 400df10:	e0bfff15 	stw	r2,-4(fp)
 400df14:	00000406 	br	400df28 <alt_iic_isr_register+0xc8>
 400df18:	e17ff917 	ldw	r5,-28(fp)
 400df1c:	e13ffb17 	ldw	r4,-20(fp)
 400df20:	400dd780 	call	400dd78 <alt_ic_irq_disable>
 400df24:	e0bfff15 	stw	r2,-4(fp)
 400df28:	e0bfff17 	ldw	r2,-4(fp)
 400df2c:	e0bffa15 	stw	r2,-24(fp)
 400df30:	e0bff817 	ldw	r2,-32(fp)
 400df34:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400df38:	e0bff617 	ldw	r2,-40(fp)
 400df3c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 400df40:	e0bffa17 	ldw	r2,-24(fp)
}
 400df44:	e037883a 	mov	sp,fp
 400df48:	dfc00117 	ldw	ra,4(sp)
 400df4c:	df000017 	ldw	fp,0(sp)
 400df50:	dec00204 	addi	sp,sp,8
 400df54:	f800283a 	ret

0400df58 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 400df58:	defff904 	addi	sp,sp,-28
 400df5c:	dfc00615 	stw	ra,24(sp)
 400df60:	df000515 	stw	fp,20(sp)
 400df64:	df000504 	addi	fp,sp,20
 400df68:	e13ffc15 	stw	r4,-16(fp)
 400df6c:	e17ffd15 	stw	r5,-12(fp)
 400df70:	e1bffe15 	stw	r6,-8(fp)
 400df74:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 400df78:	e13ffd17 	ldw	r4,-12(fp)
 400df7c:	e17ffe17 	ldw	r5,-8(fp)
 400df80:	e1bfff17 	ldw	r6,-4(fp)
 400df84:	400e1700 	call	400e170 <open>
 400df88:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 400df8c:	e0bffb17 	ldw	r2,-20(fp)
 400df90:	1004803a 	cmplt	r2,r2,zero
 400df94:	10001c1e 	bne	r2,zero,400e008 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 400df98:	e0bffb17 	ldw	r2,-20(fp)
 400df9c:	00c10074 	movhi	r3,1025
 400dfa0:	18feac04 	addi	r3,r3,-1360
 400dfa4:	10800324 	muli	r2,r2,12
 400dfa8:	10c5883a 	add	r2,r2,r3
 400dfac:	10c00017 	ldw	r3,0(r2)
 400dfb0:	e0bffc17 	ldw	r2,-16(fp)
 400dfb4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 400dfb8:	e0bffb17 	ldw	r2,-20(fp)
 400dfbc:	00c10074 	movhi	r3,1025
 400dfc0:	18feac04 	addi	r3,r3,-1360
 400dfc4:	10800324 	muli	r2,r2,12
 400dfc8:	10c5883a 	add	r2,r2,r3
 400dfcc:	10800104 	addi	r2,r2,4
 400dfd0:	10c00017 	ldw	r3,0(r2)
 400dfd4:	e0bffc17 	ldw	r2,-16(fp)
 400dfd8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 400dfdc:	e0bffb17 	ldw	r2,-20(fp)
 400dfe0:	00c10074 	movhi	r3,1025
 400dfe4:	18feac04 	addi	r3,r3,-1360
 400dfe8:	10800324 	muli	r2,r2,12
 400dfec:	10c5883a 	add	r2,r2,r3
 400dff0:	10800204 	addi	r2,r2,8
 400dff4:	10c00017 	ldw	r3,0(r2)
 400dff8:	e0bffc17 	ldw	r2,-16(fp)
 400dffc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 400e000:	e13ffb17 	ldw	r4,-20(fp)
 400e004:	400adec0 	call	400adec <alt_release_fd>
  }
} 
 400e008:	e037883a 	mov	sp,fp
 400e00c:	dfc00117 	ldw	ra,4(sp)
 400e010:	df000017 	ldw	fp,0(sp)
 400e014:	dec00204 	addi	sp,sp,8
 400e018:	f800283a 	ret

0400e01c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 400e01c:	defffb04 	addi	sp,sp,-20
 400e020:	dfc00415 	stw	ra,16(sp)
 400e024:	df000315 	stw	fp,12(sp)
 400e028:	df000304 	addi	fp,sp,12
 400e02c:	e13ffd15 	stw	r4,-12(fp)
 400e030:	e17ffe15 	stw	r5,-8(fp)
 400e034:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 400e038:	01010074 	movhi	r4,1025
 400e03c:	213eaf04 	addi	r4,r4,-1348
 400e040:	e17ffd17 	ldw	r5,-12(fp)
 400e044:	01800044 	movi	r6,1
 400e048:	01c07fc4 	movi	r7,511
 400e04c:	400df580 	call	400df58 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 400e050:	01010074 	movhi	r4,1025
 400e054:	213eac04 	addi	r4,r4,-1360
 400e058:	e17ffe17 	ldw	r5,-8(fp)
 400e05c:	000d883a 	mov	r6,zero
 400e060:	01c07fc4 	movi	r7,511
 400e064:	400df580 	call	400df58 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 400e068:	01010074 	movhi	r4,1025
 400e06c:	213eb204 	addi	r4,r4,-1336
 400e070:	e17fff17 	ldw	r5,-4(fp)
 400e074:	01800044 	movi	r6,1
 400e078:	01c07fc4 	movi	r7,511
 400e07c:	400df580 	call	400df58 <alt_open_fd>
}  
 400e080:	e037883a 	mov	sp,fp
 400e084:	dfc00117 	ldw	ra,4(sp)
 400e088:	df000017 	ldw	fp,0(sp)
 400e08c:	dec00204 	addi	sp,sp,8
 400e090:	f800283a 	ret

0400e094 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 400e094:	defffc04 	addi	sp,sp,-16
 400e098:	df000315 	stw	fp,12(sp)
 400e09c:	df000304 	addi	fp,sp,12
 400e0a0:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 400e0a4:	e0bffe17 	ldw	r2,-8(fp)
 400e0a8:	10800217 	ldw	r2,8(r2)
 400e0ac:	10d00034 	orhi	r3,r2,16384
 400e0b0:	e0bffe17 	ldw	r2,-8(fp)
 400e0b4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 400e0b8:	e03ffd15 	stw	zero,-12(fp)
 400e0bc:	00002006 	br	400e140 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 400e0c0:	e0bffd17 	ldw	r2,-12(fp)
 400e0c4:	00c10074 	movhi	r3,1025
 400e0c8:	18feac04 	addi	r3,r3,-1360
 400e0cc:	10800324 	muli	r2,r2,12
 400e0d0:	10c5883a 	add	r2,r2,r3
 400e0d4:	10c00017 	ldw	r3,0(r2)
 400e0d8:	e0bffe17 	ldw	r2,-8(fp)
 400e0dc:	10800017 	ldw	r2,0(r2)
 400e0e0:	1880141e 	bne	r3,r2,400e134 <alt_file_locked+0xa0>
 400e0e4:	e0bffd17 	ldw	r2,-12(fp)
 400e0e8:	00c10074 	movhi	r3,1025
 400e0ec:	18feac04 	addi	r3,r3,-1360
 400e0f0:	10800324 	muli	r2,r2,12
 400e0f4:	10c5883a 	add	r2,r2,r3
 400e0f8:	10800204 	addi	r2,r2,8
 400e0fc:	10800017 	ldw	r2,0(r2)
 400e100:	1004403a 	cmpge	r2,r2,zero
 400e104:	10000b1e 	bne	r2,zero,400e134 <alt_file_locked+0xa0>
 400e108:	e0bffd17 	ldw	r2,-12(fp)
 400e10c:	10800324 	muli	r2,r2,12
 400e110:	1007883a 	mov	r3,r2
 400e114:	00810074 	movhi	r2,1025
 400e118:	10beac04 	addi	r2,r2,-1360
 400e11c:	1887883a 	add	r3,r3,r2
 400e120:	e0bffe17 	ldw	r2,-8(fp)
 400e124:	18800326 	beq	r3,r2,400e134 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 400e128:	00bffcc4 	movi	r2,-13
 400e12c:	e0bfff15 	stw	r2,-4(fp)
 400e130:	00000a06 	br	400e15c <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 400e134:	e0bffd17 	ldw	r2,-12(fp)
 400e138:	10800044 	addi	r2,r2,1
 400e13c:	e0bffd15 	stw	r2,-12(fp)
 400e140:	00810074 	movhi	r2,1025
 400e144:	10839104 	addi	r2,r2,3652
 400e148:	10800017 	ldw	r2,0(r2)
 400e14c:	1007883a 	mov	r3,r2
 400e150:	e0bffd17 	ldw	r2,-12(fp)
 400e154:	18bfda2e 	bgeu	r3,r2,400e0c0 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 400e158:	e03fff15 	stw	zero,-4(fp)
 400e15c:	e0bfff17 	ldw	r2,-4(fp)
}
 400e160:	e037883a 	mov	sp,fp
 400e164:	df000017 	ldw	fp,0(sp)
 400e168:	dec00104 	addi	sp,sp,4
 400e16c:	f800283a 	ret

0400e170 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 400e170:	defff404 	addi	sp,sp,-48
 400e174:	dfc00b15 	stw	ra,44(sp)
 400e178:	df000a15 	stw	fp,40(sp)
 400e17c:	df000a04 	addi	fp,sp,40
 400e180:	e13ffb15 	stw	r4,-20(fp)
 400e184:	e17ffc15 	stw	r5,-16(fp)
 400e188:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 400e18c:	00bfffc4 	movi	r2,-1
 400e190:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 400e194:	00bffb44 	movi	r2,-19
 400e198:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 400e19c:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 400e1a0:	e13ffb17 	ldw	r4,-20(fp)
 400e1a4:	01410074 	movhi	r5,1025
 400e1a8:	29438f04 	addi	r5,r5,3644
 400e1ac:	400e7540 	call	400e754 <alt_find_dev>
 400e1b0:	e0bffa15 	stw	r2,-24(fp)
 400e1b4:	e0bffa17 	ldw	r2,-24(fp)
 400e1b8:	1004c03a 	cmpne	r2,r2,zero
 400e1bc:	1000051e 	bne	r2,zero,400e1d4 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 400e1c0:	e13ffb17 	ldw	r4,-20(fp)
 400e1c4:	400e7e80 	call	400e7e8 <alt_find_file>
 400e1c8:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 400e1cc:	00800044 	movi	r2,1
 400e1d0:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 400e1d4:	e0bffa17 	ldw	r2,-24(fp)
 400e1d8:	1005003a 	cmpeq	r2,r2,zero
 400e1dc:	1000301e 	bne	r2,zero,400e2a0 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 400e1e0:	e13ffa17 	ldw	r4,-24(fp)
 400e1e4:	400e9080 	call	400e908 <alt_get_fd>
 400e1e8:	e0bff815 	stw	r2,-32(fp)
 400e1ec:	e0bff817 	ldw	r2,-32(fp)
 400e1f0:	1004403a 	cmpge	r2,r2,zero
 400e1f4:	1000031e 	bne	r2,zero,400e204 <open+0x94>
    {
      status = index;
 400e1f8:	e0bff817 	ldw	r2,-32(fp)
 400e1fc:	e0bff715 	stw	r2,-36(fp)
 400e200:	00002906 	br	400e2a8 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 400e204:	e0bff817 	ldw	r2,-32(fp)
 400e208:	10800324 	muli	r2,r2,12
 400e20c:	1007883a 	mov	r3,r2
 400e210:	00810074 	movhi	r2,1025
 400e214:	10beac04 	addi	r2,r2,-1360
 400e218:	1885883a 	add	r2,r3,r2
 400e21c:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 400e220:	e0fffc17 	ldw	r3,-16(fp)
 400e224:	00900034 	movhi	r2,16384
 400e228:	10bfffc4 	addi	r2,r2,-1
 400e22c:	1886703a 	and	r3,r3,r2
 400e230:	e0bff917 	ldw	r2,-28(fp)
 400e234:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 400e238:	e0bff617 	ldw	r2,-40(fp)
 400e23c:	1004c03a 	cmpne	r2,r2,zero
 400e240:	1000061e 	bne	r2,zero,400e25c <open+0xec>
 400e244:	e13ff917 	ldw	r4,-28(fp)
 400e248:	400e0940 	call	400e094 <alt_file_locked>
 400e24c:	e0bff715 	stw	r2,-36(fp)
 400e250:	e0bff717 	ldw	r2,-36(fp)
 400e254:	1004803a 	cmplt	r2,r2,zero
 400e258:	1000131e 	bne	r2,zero,400e2a8 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 400e25c:	e0bffa17 	ldw	r2,-24(fp)
 400e260:	10800317 	ldw	r2,12(r2)
 400e264:	1005003a 	cmpeq	r2,r2,zero
 400e268:	1000091e 	bne	r2,zero,400e290 <open+0x120>
 400e26c:	e0bffa17 	ldw	r2,-24(fp)
 400e270:	10800317 	ldw	r2,12(r2)
 400e274:	e13ff917 	ldw	r4,-28(fp)
 400e278:	e17ffb17 	ldw	r5,-20(fp)
 400e27c:	e1bffc17 	ldw	r6,-16(fp)
 400e280:	e1fffd17 	ldw	r7,-12(fp)
 400e284:	103ee83a 	callr	r2
 400e288:	e0bfff15 	stw	r2,-4(fp)
 400e28c:	00000106 	br	400e294 <open+0x124>
 400e290:	e03fff15 	stw	zero,-4(fp)
 400e294:	e0bfff17 	ldw	r2,-4(fp)
 400e298:	e0bff715 	stw	r2,-36(fp)
 400e29c:	00000206 	br	400e2a8 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 400e2a0:	00bffb44 	movi	r2,-19
 400e2a4:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 400e2a8:	e0bff717 	ldw	r2,-36(fp)
 400e2ac:	1004403a 	cmpge	r2,r2,zero
 400e2b0:	1000091e 	bne	r2,zero,400e2d8 <open+0x168>
  {
    alt_release_fd (index);  
 400e2b4:	e13ff817 	ldw	r4,-32(fp)
 400e2b8:	400adec0 	call	400adec <alt_release_fd>
    ALT_ERRNO = -status;
 400e2bc:	400e2f80 	call	400e2f8 <alt_get_errno>
 400e2c0:	e0fff717 	ldw	r3,-36(fp)
 400e2c4:	00c7c83a 	sub	r3,zero,r3
 400e2c8:	10c00015 	stw	r3,0(r2)
    return -1;
 400e2cc:	00bfffc4 	movi	r2,-1
 400e2d0:	e0bffe15 	stw	r2,-8(fp)
 400e2d4:	00000206 	br	400e2e0 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 400e2d8:	e0bff817 	ldw	r2,-32(fp)
 400e2dc:	e0bffe15 	stw	r2,-8(fp)
 400e2e0:	e0bffe17 	ldw	r2,-8(fp)
}
 400e2e4:	e037883a 	mov	sp,fp
 400e2e8:	dfc00117 	ldw	ra,4(sp)
 400e2ec:	df000017 	ldw	fp,0(sp)
 400e2f0:	dec00204 	addi	sp,sp,8
 400e2f4:	f800283a 	ret

0400e2f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400e2f8:	defffd04 	addi	sp,sp,-12
 400e2fc:	dfc00215 	stw	ra,8(sp)
 400e300:	df000115 	stw	fp,4(sp)
 400e304:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 400e308:	00810074 	movhi	r2,1025
 400e30c:	10839204 	addi	r2,r2,3656
 400e310:	10800017 	ldw	r2,0(r2)
 400e314:	1005003a 	cmpeq	r2,r2,zero
 400e318:	1000061e 	bne	r2,zero,400e334 <alt_get_errno+0x3c>
 400e31c:	00810074 	movhi	r2,1025
 400e320:	10839204 	addi	r2,r2,3656
 400e324:	10800017 	ldw	r2,0(r2)
 400e328:	103ee83a 	callr	r2
 400e32c:	e0bfff15 	stw	r2,-4(fp)
 400e330:	00000306 	br	400e340 <alt_get_errno+0x48>
 400e334:	00810074 	movhi	r2,1025
 400e338:	108a9b04 	addi	r2,r2,10860
 400e33c:	e0bfff15 	stw	r2,-4(fp)
 400e340:	e0bfff17 	ldw	r2,-4(fp)
}
 400e344:	e037883a 	mov	sp,fp
 400e348:	dfc00117 	ldw	ra,4(sp)
 400e34c:	df000017 	ldw	fp,0(sp)
 400e350:	dec00204 	addi	sp,sp,8
 400e354:	f800283a 	ret

0400e358 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 400e358:	defffa04 	addi	sp,sp,-24
 400e35c:	df000515 	stw	fp,20(sp)
 400e360:	df000504 	addi	fp,sp,20
 400e364:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e368:	0005303a 	rdctl	r2,status
 400e36c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e370:	e0fffd17 	ldw	r3,-12(fp)
 400e374:	00bfff84 	movi	r2,-2
 400e378:	1884703a 	and	r2,r3,r2
 400e37c:	1001703a 	wrctl	status,r2
  
  return context;
 400e380:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 400e384:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 400e388:	e0bfff17 	ldw	r2,-4(fp)
 400e38c:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 400e390:	e0bffc17 	ldw	r2,-16(fp)
 400e394:	10c00017 	ldw	r3,0(r2)
 400e398:	e0bffc17 	ldw	r2,-16(fp)
 400e39c:	10800117 	ldw	r2,4(r2)
 400e3a0:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 400e3a4:	e0bffc17 	ldw	r2,-16(fp)
 400e3a8:	10c00117 	ldw	r3,4(r2)
 400e3ac:	e0bffc17 	ldw	r2,-16(fp)
 400e3b0:	10800017 	ldw	r2,0(r2)
 400e3b4:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 400e3b8:	e0fffc17 	ldw	r3,-16(fp)
 400e3bc:	e0bffc17 	ldw	r2,-16(fp)
 400e3c0:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 400e3c4:	e0fffc17 	ldw	r3,-16(fp)
 400e3c8:	e0bffc17 	ldw	r2,-16(fp)
 400e3cc:	18800015 	stw	r2,0(r3)
 400e3d0:	e0bffe17 	ldw	r2,-8(fp)
 400e3d4:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400e3d8:	e0bffb17 	ldw	r2,-20(fp)
 400e3dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 400e3e0:	e037883a 	mov	sp,fp
 400e3e4:	df000017 	ldw	fp,0(sp)
 400e3e8:	dec00104 	addi	sp,sp,4
 400e3ec:	f800283a 	ret

0400e3f0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 400e3f0:	defffb04 	addi	sp,sp,-20
 400e3f4:	dfc00415 	stw	ra,16(sp)
 400e3f8:	df000315 	stw	fp,12(sp)
 400e3fc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 400e400:	d0a01017 	ldw	r2,-32704(gp)
 400e404:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 400e408:	d0a71c17 	ldw	r2,-25488(gp)
 400e40c:	10800044 	addi	r2,r2,1
 400e410:	d0a71c15 	stw	r2,-25488(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 400e414:	00003106 	br	400e4dc <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 400e418:	e0bffe17 	ldw	r2,-8(fp)
 400e41c:	10800017 	ldw	r2,0(r2)
 400e420:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 400e424:	e0bffe17 	ldw	r2,-8(fp)
 400e428:	10800403 	ldbu	r2,16(r2)
 400e42c:	10803fcc 	andi	r2,r2,255
 400e430:	1005003a 	cmpeq	r2,r2,zero
 400e434:	1000051e 	bne	r2,zero,400e44c <alt_tick+0x5c>
 400e438:	d0a71c17 	ldw	r2,-25488(gp)
 400e43c:	1004c03a 	cmpne	r2,r2,zero
 400e440:	1000021e 	bne	r2,zero,400e44c <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 400e444:	e0bffe17 	ldw	r2,-8(fp)
 400e448:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 400e44c:	e0bffe17 	ldw	r2,-8(fp)
 400e450:	10c00217 	ldw	r3,8(r2)
 400e454:	d0a71c17 	ldw	r2,-25488(gp)
 400e458:	10c01e36 	bltu	r2,r3,400e4d4 <alt_tick+0xe4>
 400e45c:	e0bffe17 	ldw	r2,-8(fp)
 400e460:	10800403 	ldbu	r2,16(r2)
 400e464:	10803fcc 	andi	r2,r2,255
 400e468:	1004c03a 	cmpne	r2,r2,zero
 400e46c:	1000191e 	bne	r2,zero,400e4d4 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 400e470:	e0bffe17 	ldw	r2,-8(fp)
 400e474:	10c00317 	ldw	r3,12(r2)
 400e478:	e0bffe17 	ldw	r2,-8(fp)
 400e47c:	11000517 	ldw	r4,20(r2)
 400e480:	183ee83a 	callr	r3
 400e484:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 400e488:	e0bffd17 	ldw	r2,-12(fp)
 400e48c:	1004c03a 	cmpne	r2,r2,zero
 400e490:	1000031e 	bne	r2,zero,400e4a0 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 400e494:	e13ffe17 	ldw	r4,-8(fp)
 400e498:	400e3580 	call	400e358 <alt_alarm_stop>
 400e49c:	00000d06 	br	400e4d4 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 400e4a0:	e0bffe17 	ldw	r2,-8(fp)
 400e4a4:	10c00217 	ldw	r3,8(r2)
 400e4a8:	e0bffd17 	ldw	r2,-12(fp)
 400e4ac:	1887883a 	add	r3,r3,r2
 400e4b0:	e0bffe17 	ldw	r2,-8(fp)
 400e4b4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 400e4b8:	e0bffe17 	ldw	r2,-8(fp)
 400e4bc:	10c00217 	ldw	r3,8(r2)
 400e4c0:	d0a71c17 	ldw	r2,-25488(gp)
 400e4c4:	1880032e 	bgeu	r3,r2,400e4d4 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 400e4c8:	e0fffe17 	ldw	r3,-8(fp)
 400e4cc:	00800044 	movi	r2,1
 400e4d0:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 400e4d4:	e0bfff17 	ldw	r2,-4(fp)
 400e4d8:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 400e4dc:	d0e01004 	addi	r3,gp,-32704
 400e4e0:	e0bffe17 	ldw	r2,-8(fp)
 400e4e4:	10ffcc1e 	bne	r2,r3,400e418 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 400e4e8:	e037883a 	mov	sp,fp
 400e4ec:	dfc00117 	ldw	ra,4(sp)
 400e4f0:	df000017 	ldw	fp,0(sp)
 400e4f4:	dec00204 	addi	sp,sp,8
 400e4f8:	f800283a 	ret

0400e4fc <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 400e4fc:	deffff04 	addi	sp,sp,-4
 400e500:	df000015 	stw	fp,0(sp)
 400e504:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 400e508:	000170fa 	wrctl	ienable,zero
}
 400e50c:	e037883a 	mov	sp,fp
 400e510:	df000017 	ldw	fp,0(sp)
 400e514:	dec00104 	addi	sp,sp,4
 400e518:	f800283a 	ret

0400e51c <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 400e51c:	defff404 	addi	sp,sp,-48
 400e520:	df000b15 	stw	fp,44(sp)
 400e524:	df000b04 	addi	fp,sp,44
 400e528:	e13ffc15 	stw	r4,-16(fp)
 400e52c:	e17ffd15 	stw	r5,-12(fp)
 400e530:	e1bffe15 	stw	r6,-8(fp)
 400e534:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
 400e538:	e0fffe17 	ldw	r3,-8(fp)
 400e53c:	e0bfff17 	ldw	r2,-4(fp)
 400e540:	10c5883a 	add	r2,r2,r3
 400e544:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
 400e548:	e0c00117 	ldw	r3,4(fp)
 400e54c:	e0800217 	ldw	r2,8(fp)
 400e550:	10c5883a 	add	r2,r2,r3
 400e554:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
 400e558:	e0800117 	ldw	r2,4(fp)
 400e55c:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
 400e560:	e0bffe17 	ldw	r2,-8(fp)
 400e564:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
 400e568:	00800044 	movi	r2,1
 400e56c:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 400e570:	e0bffc17 	ldw	r2,-16(fp)
 400e574:	11000504 	addi	r4,r2,20
 400e578:	e0fffd17 	ldw	r3,-12(fp)
 400e57c:	00800044 	movi	r2,1
 400e580:	10c6983a 	sll	r3,r2,r3
 400e584:	2005883a 	mov	r2,r4
 400e588:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 400e58c:	e0800317 	ldw	r2,12(fp)
 400e590:	1080008c 	andi	r2,r2,2
 400e594:	1004c03a 	cmpne	r2,r2,zero
 400e598:	1000051e 	bne	r2,zero,400e5b0 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 400e59c:	e0bffc17 	ldw	r2,-16(fp)
 400e5a0:	10800304 	addi	r2,r2,12
 400e5a4:	1007883a 	mov	r3,r2
 400e5a8:	00810004 	movi	r2,1024
 400e5ac:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 400e5b0:	e0bffc17 	ldw	r2,-16(fp)
 400e5b4:	10800037 	ldwio	r2,0(r2)
 400e5b8:	00000006 	br	400e5bc <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 400e5bc:	e0bffc17 	ldw	r2,-16(fp)
 400e5c0:	10800204 	addi	r2,r2,8
 400e5c4:	10800037 	ldwio	r2,0(r2)
 400e5c8:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 400e5cc:	e0bff717 	ldw	r2,-36(fp)
 400e5d0:	1080100c 	andi	r2,r2,64
 400e5d4:	1005003a 	cmpeq	r2,r2,zero
 400e5d8:	1000031e 	bne	r2,zero,400e5e8 <alt_avalon_spi_command+0xcc>
 400e5dc:	e0bff617 	ldw	r2,-40(fp)
 400e5e0:	1004c03a 	cmpne	r2,r2,zero
 400e5e4:	1000041e 	bne	r2,zero,400e5f8 <alt_avalon_spi_command+0xdc>
 400e5e8:	e0bff717 	ldw	r2,-36(fp)
 400e5ec:	1080200c 	andi	r2,r2,128
 400e5f0:	1005003a 	cmpeq	r2,r2,zero
 400e5f4:	103ff11e 	bne	r2,zero,400e5bc <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 400e5f8:	e0bff717 	ldw	r2,-36(fp)
 400e5fc:	1080100c 	andi	r2,r2,64
 400e600:	1005003a 	cmpeq	r2,r2,zero
 400e604:	1000201e 	bne	r2,zero,400e688 <alt_avalon_spi_command+0x16c>
 400e608:	e0bff617 	ldw	r2,-40(fp)
 400e60c:	10800050 	cmplti	r2,r2,1
 400e610:	10001d1e 	bne	r2,zero,400e688 <alt_avalon_spi_command+0x16c>
    {
      credits--;
 400e614:	e0bff617 	ldw	r2,-40(fp)
 400e618:	10bfffc4 	addi	r2,r2,-1
 400e61c:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
 400e620:	e0ffff17 	ldw	r3,-4(fp)
 400e624:	e0bffb17 	ldw	r2,-20(fp)
 400e628:	18800b2e 	bgeu	r3,r2,400e658 <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 400e62c:	e0bffc17 	ldw	r2,-16(fp)
 400e630:	11000104 	addi	r4,r2,4
 400e634:	e0bfff17 	ldw	r2,-4(fp)
 400e638:	10800003 	ldbu	r2,0(r2)
 400e63c:	10c03fcc 	andi	r3,r2,255
 400e640:	e0bfff17 	ldw	r2,-4(fp)
 400e644:	10800044 	addi	r2,r2,1
 400e648:	e0bfff15 	stw	r2,-4(fp)
 400e64c:	2005883a 	mov	r2,r4
 400e650:	10c00035 	stwio	r3,0(r2)
 400e654:	00000c06 	br	400e688 <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
 400e658:	e0bff917 	ldw	r2,-28(fp)
 400e65c:	1005003a 	cmpeq	r2,r2,zero
 400e660:	1000071e 	bne	r2,zero,400e680 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
 400e664:	e0bff917 	ldw	r2,-28(fp)
 400e668:	10bfffc4 	addi	r2,r2,-1
 400e66c:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 400e670:	e0bffc17 	ldw	r2,-16(fp)
 400e674:	10800104 	addi	r2,r2,4
 400e678:	10000035 	stwio	zero,0(r2)
 400e67c:	00000206 	br	400e688 <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
 400e680:	00bf0004 	movi	r2,-1024
 400e684:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 400e688:	e0bff717 	ldw	r2,-36(fp)
 400e68c:	1080200c 	andi	r2,r2,128
 400e690:	1005003a 	cmpeq	r2,r2,zero
 400e694:	103fc91e 	bne	r2,zero,400e5bc <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 400e698:	e0bffc17 	ldw	r2,-16(fp)
 400e69c:	10800037 	ldwio	r2,0(r2)
 400e6a0:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
 400e6a4:	e0bff817 	ldw	r2,-32(fp)
 400e6a8:	1005003a 	cmpeq	r2,r2,zero
 400e6ac:	1000041e 	bne	r2,zero,400e6c0 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
 400e6b0:	e0bff817 	ldw	r2,-32(fp)
 400e6b4:	10bfffc4 	addi	r2,r2,-1
 400e6b8:	e0bff815 	stw	r2,-32(fp)
 400e6bc:	00000706 	br	400e6dc <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
 400e6c0:	e0bff517 	ldw	r2,-44(fp)
 400e6c4:	1007883a 	mov	r3,r2
 400e6c8:	e0800217 	ldw	r2,8(fp)
 400e6cc:	10c00005 	stb	r3,0(r2)
 400e6d0:	e0800217 	ldw	r2,8(fp)
 400e6d4:	10800044 	addi	r2,r2,1
 400e6d8:	e0800215 	stw	r2,8(fp)
      credits++;
 400e6dc:	e0bff617 	ldw	r2,-40(fp)
 400e6e0:	10800044 	addi	r2,r2,1
 400e6e4:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
 400e6e8:	e0bff817 	ldw	r2,-32(fp)
 400e6ec:	1004c03a 	cmpne	r2,r2,zero
 400e6f0:	103fb21e 	bne	r2,zero,400e5bc <alt_avalon_spi_command+0xa0>
 400e6f4:	e0c00217 	ldw	r3,8(fp)
 400e6f8:	e0bffa17 	ldw	r2,-24(fp)
 400e6fc:	18800126 	beq	r3,r2,400e704 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
 400e700:	003fae06 	br	400e5bc <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 400e704:	e0bffc17 	ldw	r2,-16(fp)
 400e708:	10800204 	addi	r2,r2,8
 400e70c:	10800037 	ldwio	r2,0(r2)
 400e710:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 400e714:	e0bff717 	ldw	r2,-36(fp)
 400e718:	1080080c 	andi	r2,r2,32
 400e71c:	1005003a 	cmpeq	r2,r2,zero
 400e720:	103ff81e 	bne	r2,zero,400e704 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 400e724:	e0800317 	ldw	r2,12(fp)
 400e728:	1080004c 	andi	r2,r2,1
 400e72c:	1004c03a 	cmpne	r2,r2,zero
 400e730:	1000031e 	bne	r2,zero,400e740 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 400e734:	e0bffc17 	ldw	r2,-16(fp)
 400e738:	10800304 	addi	r2,r2,12
 400e73c:	10000035 	stwio	zero,0(r2)

  return read_length;
 400e740:	e0800117 	ldw	r2,4(fp)
}
 400e744:	e037883a 	mov	sp,fp
 400e748:	df000017 	ldw	fp,0(sp)
 400e74c:	dec00104 	addi	sp,sp,4
 400e750:	f800283a 	ret

0400e754 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 400e754:	defff904 	addi	sp,sp,-28
 400e758:	dfc00615 	stw	ra,24(sp)
 400e75c:	df000515 	stw	fp,20(sp)
 400e760:	df000504 	addi	fp,sp,20
 400e764:	e13ffd15 	stw	r4,-12(fp)
 400e768:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 400e76c:	e0bffe17 	ldw	r2,-8(fp)
 400e770:	10800017 	ldw	r2,0(r2)
 400e774:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 400e778:	e13ffd17 	ldw	r4,-12(fp)
 400e77c:	4000c580 	call	4000c58 <strlen>
 400e780:	10800044 	addi	r2,r2,1
 400e784:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 400e788:	00000d06 	br	400e7c0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 400e78c:	e0bffc17 	ldw	r2,-16(fp)
 400e790:	11000217 	ldw	r4,8(r2)
 400e794:	e1bffb17 	ldw	r6,-20(fp)
 400e798:	e17ffd17 	ldw	r5,-12(fp)
 400e79c:	400ea9c0 	call	400ea9c <memcmp>
 400e7a0:	1004c03a 	cmpne	r2,r2,zero
 400e7a4:	1000031e 	bne	r2,zero,400e7b4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 400e7a8:	e0bffc17 	ldw	r2,-16(fp)
 400e7ac:	e0bfff15 	stw	r2,-4(fp)
 400e7b0:	00000706 	br	400e7d0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 400e7b4:	e0bffc17 	ldw	r2,-16(fp)
 400e7b8:	10800017 	ldw	r2,0(r2)
 400e7bc:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 400e7c0:	e0fffe17 	ldw	r3,-8(fp)
 400e7c4:	e0bffc17 	ldw	r2,-16(fp)
 400e7c8:	10fff01e 	bne	r2,r3,400e78c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 400e7cc:	e03fff15 	stw	zero,-4(fp)
 400e7d0:	e0bfff17 	ldw	r2,-4(fp)
}
 400e7d4:	e037883a 	mov	sp,fp
 400e7d8:	dfc00117 	ldw	ra,4(sp)
 400e7dc:	df000017 	ldw	fp,0(sp)
 400e7e0:	dec00204 	addi	sp,sp,8
 400e7e4:	f800283a 	ret

0400e7e8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 400e7e8:	defffa04 	addi	sp,sp,-24
 400e7ec:	dfc00515 	stw	ra,20(sp)
 400e7f0:	df000415 	stw	fp,16(sp)
 400e7f4:	df000404 	addi	fp,sp,16
 400e7f8:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 400e7fc:	00810074 	movhi	r2,1025
 400e800:	10838d04 	addi	r2,r2,3636
 400e804:	10800017 	ldw	r2,0(r2)
 400e808:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 400e80c:	00003306 	br	400e8dc <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 400e810:	e0bffd17 	ldw	r2,-12(fp)
 400e814:	11000217 	ldw	r4,8(r2)
 400e818:	4000c580 	call	4000c58 <strlen>
 400e81c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 400e820:	e0bffd17 	ldw	r2,-12(fp)
 400e824:	10c00217 	ldw	r3,8(r2)
 400e828:	e0bffc17 	ldw	r2,-16(fp)
 400e82c:	1885883a 	add	r2,r3,r2
 400e830:	10bfffc4 	addi	r2,r2,-1
 400e834:	10800003 	ldbu	r2,0(r2)
 400e838:	10803fcc 	andi	r2,r2,255
 400e83c:	1080201c 	xori	r2,r2,128
 400e840:	10bfe004 	addi	r2,r2,-128
 400e844:	10800bd8 	cmpnei	r2,r2,47
 400e848:	1000031e 	bne	r2,zero,400e858 <alt_find_file+0x70>
    {
      len -= 1;
 400e84c:	e0bffc17 	ldw	r2,-16(fp)
 400e850:	10bfffc4 	addi	r2,r2,-1
 400e854:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 400e858:	e0bffc17 	ldw	r2,-16(fp)
 400e85c:	1007883a 	mov	r3,r2
 400e860:	e0bffe17 	ldw	r2,-8(fp)
 400e864:	1885883a 	add	r2,r3,r2
 400e868:	10800003 	ldbu	r2,0(r2)
 400e86c:	10803fcc 	andi	r2,r2,255
 400e870:	1080201c 	xori	r2,r2,128
 400e874:	10bfe004 	addi	r2,r2,-128
 400e878:	10800be0 	cmpeqi	r2,r2,47
 400e87c:	10000a1e 	bne	r2,zero,400e8a8 <alt_find_file+0xc0>
 400e880:	e0bffc17 	ldw	r2,-16(fp)
 400e884:	1007883a 	mov	r3,r2
 400e888:	e0bffe17 	ldw	r2,-8(fp)
 400e88c:	1885883a 	add	r2,r3,r2
 400e890:	10800003 	ldbu	r2,0(r2)
 400e894:	10803fcc 	andi	r2,r2,255
 400e898:	1080201c 	xori	r2,r2,128
 400e89c:	10bfe004 	addi	r2,r2,-128
 400e8a0:	1004c03a 	cmpne	r2,r2,zero
 400e8a4:	10000a1e 	bne	r2,zero,400e8d0 <alt_find_file+0xe8>
 400e8a8:	e0bffd17 	ldw	r2,-12(fp)
 400e8ac:	11000217 	ldw	r4,8(r2)
 400e8b0:	e1bffc17 	ldw	r6,-16(fp)
 400e8b4:	e17ffe17 	ldw	r5,-8(fp)
 400e8b8:	400ea9c0 	call	400ea9c <memcmp>
 400e8bc:	1004c03a 	cmpne	r2,r2,zero
 400e8c0:	1000031e 	bne	r2,zero,400e8d0 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 400e8c4:	e0bffd17 	ldw	r2,-12(fp)
 400e8c8:	e0bfff15 	stw	r2,-4(fp)
 400e8cc:	00000806 	br	400e8f0 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 400e8d0:	e0bffd17 	ldw	r2,-12(fp)
 400e8d4:	10800017 	ldw	r2,0(r2)
 400e8d8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 400e8dc:	00c10074 	movhi	r3,1025
 400e8e0:	18c38d04 	addi	r3,r3,3636
 400e8e4:	e0bffd17 	ldw	r2,-12(fp)
 400e8e8:	10ffc91e 	bne	r2,r3,400e810 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 400e8ec:	e03fff15 	stw	zero,-4(fp)
 400e8f0:	e0bfff17 	ldw	r2,-4(fp)
}
 400e8f4:	e037883a 	mov	sp,fp
 400e8f8:	dfc00117 	ldw	ra,4(sp)
 400e8fc:	df000017 	ldw	fp,0(sp)
 400e900:	dec00204 	addi	sp,sp,8
 400e904:	f800283a 	ret

0400e908 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 400e908:	defffc04 	addi	sp,sp,-16
 400e90c:	df000315 	stw	fp,12(sp)
 400e910:	df000304 	addi	fp,sp,12
 400e914:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 400e918:	00bffa04 	movi	r2,-24
 400e91c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 400e920:	e03ffe15 	stw	zero,-8(fp)
 400e924:	00001e06 	br	400e9a0 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 400e928:	e0bffe17 	ldw	r2,-8(fp)
 400e92c:	00c10074 	movhi	r3,1025
 400e930:	18feac04 	addi	r3,r3,-1360
 400e934:	10800324 	muli	r2,r2,12
 400e938:	10c5883a 	add	r2,r2,r3
 400e93c:	10800017 	ldw	r2,0(r2)
 400e940:	1004c03a 	cmpne	r2,r2,zero
 400e944:	1000131e 	bne	r2,zero,400e994 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 400e948:	e0bffe17 	ldw	r2,-8(fp)
 400e94c:	00c10074 	movhi	r3,1025
 400e950:	18feac04 	addi	r3,r3,-1360
 400e954:	10800324 	muli	r2,r2,12
 400e958:	10c7883a 	add	r3,r2,r3
 400e95c:	e0bfff17 	ldw	r2,-4(fp)
 400e960:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 400e964:	00810074 	movhi	r2,1025
 400e968:	10839104 	addi	r2,r2,3652
 400e96c:	10c00017 	ldw	r3,0(r2)
 400e970:	e0bffe17 	ldw	r2,-8(fp)
 400e974:	1880040e 	bge	r3,r2,400e988 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 400e978:	00c10074 	movhi	r3,1025
 400e97c:	18c39104 	addi	r3,r3,3652
 400e980:	e0bffe17 	ldw	r2,-8(fp)
 400e984:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 400e988:	e0bffe17 	ldw	r2,-8(fp)
 400e98c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 400e990:	00000606 	br	400e9ac <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 400e994:	e0bffe17 	ldw	r2,-8(fp)
 400e998:	10800044 	addi	r2,r2,1
 400e99c:	e0bffe15 	stw	r2,-8(fp)
 400e9a0:	e0bffe17 	ldw	r2,-8(fp)
 400e9a4:	10800810 	cmplti	r2,r2,32
 400e9a8:	103fdf1e 	bne	r2,zero,400e928 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 400e9ac:	e0bffd17 	ldw	r2,-12(fp)
}
 400e9b0:	e037883a 	mov	sp,fp
 400e9b4:	df000017 	ldw	fp,0(sp)
 400e9b8:	dec00104 	addi	sp,sp,4
 400e9bc:	f800283a 	ret

0400e9c0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 400e9c0:	defffb04 	addi	sp,sp,-20
 400e9c4:	df000415 	stw	fp,16(sp)
 400e9c8:	df000404 	addi	fp,sp,16
 400e9cc:	e13ffe15 	stw	r4,-8(fp)
 400e9d0:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 400e9d4:	e0bfff17 	ldw	r2,-4(fp)
 400e9d8:	10840070 	cmpltui	r2,r2,4097
 400e9dc:	1000021e 	bne	r2,zero,400e9e8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 400e9e0:	00840004 	movi	r2,4096
 400e9e4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 400e9e8:	e0fffe17 	ldw	r3,-8(fp)
 400e9ec:	e0bfff17 	ldw	r2,-4(fp)
 400e9f0:	1885883a 	add	r2,r3,r2
 400e9f4:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 400e9f8:	e0bffe17 	ldw	r2,-8(fp)
 400e9fc:	e0bffd15 	stw	r2,-12(fp)
 400ea00:	00000506 	br	400ea18 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 400ea04:	e0bffd17 	ldw	r2,-12(fp)
 400ea08:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 400ea0c:	e0bffd17 	ldw	r2,-12(fp)
 400ea10:	10800804 	addi	r2,r2,32
 400ea14:	e0bffd15 	stw	r2,-12(fp)
 400ea18:	e0fffd17 	ldw	r3,-12(fp)
 400ea1c:	e0bffc17 	ldw	r2,-16(fp)
 400ea20:	18bff836 	bltu	r3,r2,400ea04 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 400ea24:	e0bffe17 	ldw	r2,-8(fp)
 400ea28:	108007cc 	andi	r2,r2,31
 400ea2c:	1005003a 	cmpeq	r2,r2,zero
 400ea30:	1000021e 	bne	r2,zero,400ea3c <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 400ea34:	e0bffd17 	ldw	r2,-12(fp)
 400ea38:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 400ea3c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 400ea40:	e037883a 	mov	sp,fp
 400ea44:	df000017 	ldw	fp,0(sp)
 400ea48:	dec00104 	addi	sp,sp,4
 400ea4c:	f800283a 	ret

0400ea50 <atexit>:
 400ea50:	200b883a 	mov	r5,r4
 400ea54:	000d883a 	mov	r6,zero
 400ea58:	0009883a 	mov	r4,zero
 400ea5c:	000f883a 	mov	r7,zero
 400ea60:	400eb101 	jmpi	400eb10 <__register_exitproc>

0400ea64 <exit>:
 400ea64:	defffe04 	addi	sp,sp,-8
 400ea68:	000b883a 	mov	r5,zero
 400ea6c:	dc000015 	stw	r16,0(sp)
 400ea70:	dfc00115 	stw	ra,4(sp)
 400ea74:	2021883a 	mov	r16,r4
 400ea78:	400ec480 	call	400ec48 <__call_exitprocs>
 400ea7c:	00810074 	movhi	r2,1025
 400ea80:	10838804 	addi	r2,r2,3616
 400ea84:	11000017 	ldw	r4,0(r2)
 400ea88:	20800f17 	ldw	r2,60(r4)
 400ea8c:	10000126 	beq	r2,zero,400ea94 <exit+0x30>
 400ea90:	103ee83a 	callr	r2
 400ea94:	8009883a 	mov	r4,r16
 400ea98:	400ee380 	call	400ee38 <_exit>

0400ea9c <memcmp>:
 400ea9c:	00c000c4 	movi	r3,3
 400eaa0:	1980032e 	bgeu	r3,r6,400eab0 <memcmp+0x14>
 400eaa4:	2144b03a 	or	r2,r4,r5
 400eaa8:	10c4703a 	and	r2,r2,r3
 400eaac:	10000f26 	beq	r2,zero,400eaec <memcmp+0x50>
 400eab0:	31ffffc4 	addi	r7,r6,-1
 400eab4:	3000061e 	bne	r6,zero,400ead0 <memcmp+0x34>
 400eab8:	00000a06 	br	400eae4 <memcmp+0x48>
 400eabc:	39ffffc4 	addi	r7,r7,-1
 400eac0:	00bfffc4 	movi	r2,-1
 400eac4:	21000044 	addi	r4,r4,1
 400eac8:	29400044 	addi	r5,r5,1
 400eacc:	38800526 	beq	r7,r2,400eae4 <memcmp+0x48>
 400ead0:	20c00003 	ldbu	r3,0(r4)
 400ead4:	28800003 	ldbu	r2,0(r5)
 400ead8:	18bff826 	beq	r3,r2,400eabc <memcmp+0x20>
 400eadc:	1885c83a 	sub	r2,r3,r2
 400eae0:	f800283a 	ret
 400eae4:	0005883a 	mov	r2,zero
 400eae8:	f800283a 	ret
 400eaec:	180f883a 	mov	r7,r3
 400eaf0:	20c00017 	ldw	r3,0(r4)
 400eaf4:	28800017 	ldw	r2,0(r5)
 400eaf8:	18bfed1e 	bne	r3,r2,400eab0 <memcmp+0x14>
 400eafc:	31bfff04 	addi	r6,r6,-4
 400eb00:	21000104 	addi	r4,r4,4
 400eb04:	29400104 	addi	r5,r5,4
 400eb08:	39bff936 	bltu	r7,r6,400eaf0 <memcmp+0x54>
 400eb0c:	003fe806 	br	400eab0 <memcmp+0x14>

0400eb10 <__register_exitproc>:
 400eb10:	defffa04 	addi	sp,sp,-24
 400eb14:	00810074 	movhi	r2,1025
 400eb18:	10838804 	addi	r2,r2,3616
 400eb1c:	dc000015 	stw	r16,0(sp)
 400eb20:	14000017 	ldw	r16,0(r2)
 400eb24:	dd000415 	stw	r20,16(sp)
 400eb28:	2829883a 	mov	r20,r5
 400eb2c:	81405217 	ldw	r5,328(r16)
 400eb30:	dcc00315 	stw	r19,12(sp)
 400eb34:	dc800215 	stw	r18,8(sp)
 400eb38:	dc400115 	stw	r17,4(sp)
 400eb3c:	dfc00515 	stw	ra,20(sp)
 400eb40:	2023883a 	mov	r17,r4
 400eb44:	3027883a 	mov	r19,r6
 400eb48:	3825883a 	mov	r18,r7
 400eb4c:	28002526 	beq	r5,zero,400ebe4 <__register_exitproc+0xd4>
 400eb50:	29000117 	ldw	r4,4(r5)
 400eb54:	008007c4 	movi	r2,31
 400eb58:	11002716 	blt	r2,r4,400ebf8 <__register_exitproc+0xe8>
 400eb5c:	8800101e 	bne	r17,zero,400eba0 <__register_exitproc+0x90>
 400eb60:	2105883a 	add	r2,r4,r4
 400eb64:	1085883a 	add	r2,r2,r2
 400eb68:	20c00044 	addi	r3,r4,1
 400eb6c:	1145883a 	add	r2,r2,r5
 400eb70:	0009883a 	mov	r4,zero
 400eb74:	15000215 	stw	r20,8(r2)
 400eb78:	28c00115 	stw	r3,4(r5)
 400eb7c:	2005883a 	mov	r2,r4
 400eb80:	dfc00517 	ldw	ra,20(sp)
 400eb84:	dd000417 	ldw	r20,16(sp)
 400eb88:	dcc00317 	ldw	r19,12(sp)
 400eb8c:	dc800217 	ldw	r18,8(sp)
 400eb90:	dc400117 	ldw	r17,4(sp)
 400eb94:	dc000017 	ldw	r16,0(sp)
 400eb98:	dec00604 	addi	sp,sp,24
 400eb9c:	f800283a 	ret
 400eba0:	29802204 	addi	r6,r5,136
 400eba4:	00800044 	movi	r2,1
 400eba8:	110e983a 	sll	r7,r2,r4
 400ebac:	30c04017 	ldw	r3,256(r6)
 400ebb0:	2105883a 	add	r2,r4,r4
 400ebb4:	1085883a 	add	r2,r2,r2
 400ebb8:	1185883a 	add	r2,r2,r6
 400ebbc:	19c6b03a 	or	r3,r3,r7
 400ebc0:	14802015 	stw	r18,128(r2)
 400ebc4:	14c00015 	stw	r19,0(r2)
 400ebc8:	00800084 	movi	r2,2
 400ebcc:	30c04015 	stw	r3,256(r6)
 400ebd0:	88bfe31e 	bne	r17,r2,400eb60 <__register_exitproc+0x50>
 400ebd4:	30804117 	ldw	r2,260(r6)
 400ebd8:	11c4b03a 	or	r2,r2,r7
 400ebdc:	30804115 	stw	r2,260(r6)
 400ebe0:	003fdf06 	br	400eb60 <__register_exitproc+0x50>
 400ebe4:	00810074 	movhi	r2,1025
 400ebe8:	108aee04 	addi	r2,r2,11192
 400ebec:	100b883a 	mov	r5,r2
 400ebf0:	80805215 	stw	r2,328(r16)
 400ebf4:	003fd606 	br	400eb50 <__register_exitproc+0x40>
 400ebf8:	00800034 	movhi	r2,0
 400ebfc:	10800004 	addi	r2,r2,0
 400ec00:	1000021e 	bne	r2,zero,400ec0c <__register_exitproc+0xfc>
 400ec04:	013fffc4 	movi	r4,-1
 400ec08:	003fdc06 	br	400eb7c <__register_exitproc+0x6c>
 400ec0c:	01006404 	movi	r4,400
 400ec10:	103ee83a 	callr	r2
 400ec14:	1007883a 	mov	r3,r2
 400ec18:	103ffa26 	beq	r2,zero,400ec04 <__register_exitproc+0xf4>
 400ec1c:	80805217 	ldw	r2,328(r16)
 400ec20:	180b883a 	mov	r5,r3
 400ec24:	18000115 	stw	zero,4(r3)
 400ec28:	18800015 	stw	r2,0(r3)
 400ec2c:	80c05215 	stw	r3,328(r16)
 400ec30:	18006215 	stw	zero,392(r3)
 400ec34:	18006315 	stw	zero,396(r3)
 400ec38:	0009883a 	mov	r4,zero
 400ec3c:	883fc826 	beq	r17,zero,400eb60 <__register_exitproc+0x50>
 400ec40:	003fd706 	br	400eba0 <__register_exitproc+0x90>

0400ec44 <register_fini>:
 400ec44:	f800283a 	ret

0400ec48 <__call_exitprocs>:
 400ec48:	00810074 	movhi	r2,1025
 400ec4c:	10838804 	addi	r2,r2,3616
 400ec50:	10800017 	ldw	r2,0(r2)
 400ec54:	defff304 	addi	sp,sp,-52
 400ec58:	df000b15 	stw	fp,44(sp)
 400ec5c:	d8800115 	stw	r2,4(sp)
 400ec60:	00800034 	movhi	r2,0
 400ec64:	10800004 	addi	r2,r2,0
 400ec68:	1005003a 	cmpeq	r2,r2,zero
 400ec6c:	d8800215 	stw	r2,8(sp)
 400ec70:	d8800117 	ldw	r2,4(sp)
 400ec74:	dd400815 	stw	r21,32(sp)
 400ec78:	dd000715 	stw	r20,28(sp)
 400ec7c:	10805204 	addi	r2,r2,328
 400ec80:	dfc00c15 	stw	ra,48(sp)
 400ec84:	ddc00a15 	stw	r23,40(sp)
 400ec88:	dd800915 	stw	r22,36(sp)
 400ec8c:	dcc00615 	stw	r19,24(sp)
 400ec90:	dc800515 	stw	r18,20(sp)
 400ec94:	dc400415 	stw	r17,16(sp)
 400ec98:	dc000315 	stw	r16,12(sp)
 400ec9c:	282b883a 	mov	r21,r5
 400eca0:	2039883a 	mov	fp,r4
 400eca4:	d8800015 	stw	r2,0(sp)
 400eca8:	2829003a 	cmpeq	r20,r5,zero
 400ecac:	d8800117 	ldw	r2,4(sp)
 400ecb0:	14405217 	ldw	r17,328(r2)
 400ecb4:	88001026 	beq	r17,zero,400ecf8 <__call_exitprocs+0xb0>
 400ecb8:	ddc00017 	ldw	r23,0(sp)
 400ecbc:	88800117 	ldw	r2,4(r17)
 400ecc0:	8c802204 	addi	r18,r17,136
 400ecc4:	143fffc4 	addi	r16,r2,-1
 400ecc8:	80000916 	blt	r16,zero,400ecf0 <__call_exitprocs+0xa8>
 400eccc:	05bfffc4 	movi	r22,-1
 400ecd0:	a000151e 	bne	r20,zero,400ed28 <__call_exitprocs+0xe0>
 400ecd4:	8409883a 	add	r4,r16,r16
 400ecd8:	2105883a 	add	r2,r4,r4
 400ecdc:	1485883a 	add	r2,r2,r18
 400ece0:	10c02017 	ldw	r3,128(r2)
 400ece4:	a8c01126 	beq	r21,r3,400ed2c <__call_exitprocs+0xe4>
 400ece8:	843fffc4 	addi	r16,r16,-1
 400ecec:	85bff81e 	bne	r16,r22,400ecd0 <__call_exitprocs+0x88>
 400ecf0:	d8800217 	ldw	r2,8(sp)
 400ecf4:	10003126 	beq	r2,zero,400edbc <__call_exitprocs+0x174>
 400ecf8:	dfc00c17 	ldw	ra,48(sp)
 400ecfc:	df000b17 	ldw	fp,44(sp)
 400ed00:	ddc00a17 	ldw	r23,40(sp)
 400ed04:	dd800917 	ldw	r22,36(sp)
 400ed08:	dd400817 	ldw	r21,32(sp)
 400ed0c:	dd000717 	ldw	r20,28(sp)
 400ed10:	dcc00617 	ldw	r19,24(sp)
 400ed14:	dc800517 	ldw	r18,20(sp)
 400ed18:	dc400417 	ldw	r17,16(sp)
 400ed1c:	dc000317 	ldw	r16,12(sp)
 400ed20:	dec00d04 	addi	sp,sp,52
 400ed24:	f800283a 	ret
 400ed28:	8409883a 	add	r4,r16,r16
 400ed2c:	88c00117 	ldw	r3,4(r17)
 400ed30:	2105883a 	add	r2,r4,r4
 400ed34:	1445883a 	add	r2,r2,r17
 400ed38:	18ffffc4 	addi	r3,r3,-1
 400ed3c:	11800217 	ldw	r6,8(r2)
 400ed40:	1c001526 	beq	r3,r16,400ed98 <__call_exitprocs+0x150>
 400ed44:	10000215 	stw	zero,8(r2)
 400ed48:	303fe726 	beq	r6,zero,400ece8 <__call_exitprocs+0xa0>
 400ed4c:	00c00044 	movi	r3,1
 400ed50:	1c06983a 	sll	r3,r3,r16
 400ed54:	90804017 	ldw	r2,256(r18)
 400ed58:	8cc00117 	ldw	r19,4(r17)
 400ed5c:	1884703a 	and	r2,r3,r2
 400ed60:	10001426 	beq	r2,zero,400edb4 <__call_exitprocs+0x16c>
 400ed64:	90804117 	ldw	r2,260(r18)
 400ed68:	1884703a 	and	r2,r3,r2
 400ed6c:	10000c1e 	bne	r2,zero,400eda0 <__call_exitprocs+0x158>
 400ed70:	2105883a 	add	r2,r4,r4
 400ed74:	1485883a 	add	r2,r2,r18
 400ed78:	11400017 	ldw	r5,0(r2)
 400ed7c:	e009883a 	mov	r4,fp
 400ed80:	303ee83a 	callr	r6
 400ed84:	88800117 	ldw	r2,4(r17)
 400ed88:	98bfc81e 	bne	r19,r2,400ecac <__call_exitprocs+0x64>
 400ed8c:	b8800017 	ldw	r2,0(r23)
 400ed90:	147fd526 	beq	r2,r17,400ece8 <__call_exitprocs+0xa0>
 400ed94:	003fc506 	br	400ecac <__call_exitprocs+0x64>
 400ed98:	8c000115 	stw	r16,4(r17)
 400ed9c:	003fea06 	br	400ed48 <__call_exitprocs+0x100>
 400eda0:	2105883a 	add	r2,r4,r4
 400eda4:	1485883a 	add	r2,r2,r18
 400eda8:	11000017 	ldw	r4,0(r2)
 400edac:	303ee83a 	callr	r6
 400edb0:	003ff406 	br	400ed84 <__call_exitprocs+0x13c>
 400edb4:	303ee83a 	callr	r6
 400edb8:	003ff206 	br	400ed84 <__call_exitprocs+0x13c>
 400edbc:	88800117 	ldw	r2,4(r17)
 400edc0:	1000081e 	bne	r2,zero,400ede4 <__call_exitprocs+0x19c>
 400edc4:	89000017 	ldw	r4,0(r17)
 400edc8:	20000726 	beq	r4,zero,400ede8 <__call_exitprocs+0x1a0>
 400edcc:	b9000015 	stw	r4,0(r23)
 400edd0:	8809883a 	mov	r4,r17
 400edd4:	00000000 	call	0 <__alt_mem_epcs_flash_controller_0>
 400edd8:	bc400017 	ldw	r17,0(r23)
 400eddc:	883fb71e 	bne	r17,zero,400ecbc <__call_exitprocs+0x74>
 400ede0:	003fc506 	br	400ecf8 <__call_exitprocs+0xb0>
 400ede4:	89000017 	ldw	r4,0(r17)
 400ede8:	882f883a 	mov	r23,r17
 400edec:	2023883a 	mov	r17,r4
 400edf0:	883fb21e 	bne	r17,zero,400ecbc <__call_exitprocs+0x74>
 400edf4:	003fc006 	br	400ecf8 <__call_exitprocs+0xb0>

0400edf8 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 400edf8:	defffd04 	addi	sp,sp,-12
 400edfc:	df000215 	stw	fp,8(sp)
 400ee00:	df000204 	addi	fp,sp,8
 400ee04:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 400ee08:	e0bfff17 	ldw	r2,-4(fp)
 400ee0c:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 400ee10:	e0bffe17 	ldw	r2,-8(fp)
 400ee14:	1005003a 	cmpeq	r2,r2,zero
 400ee18:	1000021e 	bne	r2,zero,400ee24 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 400ee1c:	002af070 	cmpltui	zero,zero,43969
 400ee20:	00000106 	br	400ee28 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 400ee24:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 400ee28:	e037883a 	mov	sp,fp
 400ee2c:	df000017 	ldw	fp,0(sp)
 400ee30:	dec00104 	addi	sp,sp,4
 400ee34:	f800283a 	ret

0400ee38 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 400ee38:	defffd04 	addi	sp,sp,-12
 400ee3c:	dfc00215 	stw	ra,8(sp)
 400ee40:	df000115 	stw	fp,4(sp)
 400ee44:	df000104 	addi	fp,sp,4
 400ee48:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 400ee4c:	e13fff17 	ldw	r4,-4(fp)
 400ee50:	400edf80 	call	400edf8 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 400ee54:	003fff06 	br	400ee54 <_exit+0x1c>
 400ee58:	0400ec44 	movi	r16,945
