`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Carlton Knox and Po Hao Chen
// EC551
// 12-bit address space
// 16-bit data size
// 
//////////////////////////////////////////////////////////////////////////////////


module memory#(
parameter DATA_SIZE = 16,
parameter ADDRESS_LENGTH = 12,
parameter MEM_INIT_FILE = ""
)(
    input [ADDRESS_LENGTH-1:0] address,
    input [ADDRESS_LENGTH-1:0] fetch_address,
    input [DATA_SIZE-1:0] data_in,
    output [DATA_SIZE-1:0] data_out1,
    output [DATA_SIZE-1:0] data_out2,
    input write,
          clock,
          reset
    );
    reg [DATA_SIZE-1:0] mem [2 ** ADDRESS_LENGTH -1 : 0];
    assign data_out1 = mem[address];
    assign data_out2 = mem[fetch_address];
    always@(posedge clock) begin
        if(write)
            mem[address] = data_in;
    end
    initial begin
        if (MEM_INIT_FILE != "") begin
            $readmemb(MEM_INIT_FILE, mem);
        end
    end
endmodule
