

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Nov 28 15:35:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |    9|    9|         3|          -|          -|     3|    no    |
        |- MAC     |   44|   44|         4|          -|          -|    11|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	5  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_8)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind"   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.66ns)   --->   "br label %1" [fir.c:80]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i4 [ -6, %0 ], [ %tmp_6, %2 ]" [fir.c:83]   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.44ns)   --->   "%tmp = icmp ugt i4 %i, 2" [fir.c:80]   --->   Operation 17 'icmp' 'tmp' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [fir.c:80]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%tmp_1 = add i4 %i, -1" [fir.c:81]   --->   Operation 20 'add' 'tmp_1' <Predicate = (tmp)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %tmp_1 to i64" [fir.c:81]   --->   Operation 21 'zext' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_2" [fir.c:81]   --->   Operation 22 'getelementptr' 'shift_reg_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir.c:81]   --->   Operation 23 'load' 'shift_reg_load' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 24 [1/1] (1.77ns)   --->   "%tmp_4 = add i4 %i, -2" [fir.c:82]   --->   Operation 24 'add' 'tmp_4' <Predicate = (tmp)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %tmp_4 to i64" [fir.c:82]   --->   Operation 25 'zext' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_5" [fir.c:82]   --->   Operation 26 'getelementptr' 'shift_reg_addr_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.15ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir.c:82]   --->   Operation 27 'load' 'shift_reg_load_1' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 28 [2/2] (2.15ns)   --->   "%shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.c:90]   --->   Operation 28 'load' 'shift_reg_load_3' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 29 [1/2] (2.15ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir.c:81]   --->   Operation 29 'load' 'shift_reg_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i to i64" [fir.c:81]   --->   Operation 30 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3" [fir.c:81]   --->   Operation 31 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.15ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir.c:81]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir.c:82]   --->   Operation 33 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 34 [1/1] (1.77ns)   --->   "%tmp_6 = add i4 %i, -3" [fir.c:83]   --->   Operation 34 'add' 'tmp_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %tmp_6 to i64" [fir.c:83]   --->   Operation 35 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_addr_3 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_7" [fir.c:83]   --->   Operation 36 'getelementptr' 'shift_reg_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.15ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_3, align 4" [fir.c:83]   --->   Operation 37 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir.c:80]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.15ns)   --->   "store i32 %shift_reg_load_1, i32* %shift_reg_addr, align 4" [fir.c:82]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 40 [1/2] (2.15ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_3, align 4" [fir.c:83]   --->   Operation 40 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 41 [1/1] (2.15ns)   --->   "store i32 %shift_reg_load_2, i32* %shift_reg_addr_2, align 4" [fir.c:83]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [fir.c:80]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.30>
ST_5 : Operation 43 [1/2] (2.15ns)   --->   "%shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.c:90]   --->   Operation 43 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 44 [1/1] (2.15ns)   --->   "store i32 %shift_reg_load_3, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4" [fir.c:90]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 45 [1/1] (2.15ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.c:92]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 46 [1/1] (1.66ns)   --->   "br label %4" [fir.c:94]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.66>

State 6 <SV = 3> <Delay = 2.15>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%acc = phi i32 [ 0, %3 ], [ %acc_1, %5 ]"   --->   Operation 47 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %3 ], [ %i_2, %5 ]"   --->   Operation 48 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_1_cast = sext i5 %i_1 to i32" [fir.c:94]   --->   Operation 49 'sext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir.c:94]   --->   Operation 50 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %6, label %5" [fir.c:94]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = zext i32 %i_1_cast to i64" [fir.c:95]   --->   Operation 53 'zext' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_addr_4 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_9" [fir.c:95]   --->   Operation 54 'getelementptr' 'shift_reg_addr_4' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.15ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 4" [fir.c:95]   --->   Operation 55 'load' 'shift_reg_load_4' <Predicate = (!tmp_8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_9" [fir.c:95]   --->   Operation 56 'getelementptr' 'c_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:95]   --->   Operation 57 'load' 'c_load' <Predicate = (!tmp_8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 58 [1/1] (1.86ns)   --->   "%i_2 = add i5 %i_1, -1" [fir.c:94]   --->   Operation 58 'add' 'i_2' <Predicate = (!tmp_8)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind" [fir.c:97]   --->   Operation 59 'write' <Predicate = (tmp_8)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [fir.c:98]   --->   Operation 60 'ret' <Predicate = (tmp_8)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.15>
ST_7 : Operation 61 [1/2] (2.15ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 4" [fir.c:95]   --->   Operation 61 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 62 [1/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:95]   --->   Operation 62 'load' 'c_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 5> <Delay = 8.47>
ST_8 : Operation 63 [1/1] (8.47ns)   --->   "%tmp_s = mul nsw i32 %shift_reg_load_4, %c_load" [fir.c:95]   --->   Operation 63 'mul' 'tmp_s' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 2.70>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [fir.c:94]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (2.70ns)   --->   "%acc_1 = add nsw i32 %tmp_s, %acc" [fir.c:95]   --->   Operation 65 'add' 'acc_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br label %4" [fir.c:94]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fir.c:83) with incoming values : ('tmp_6', fir.c:83) [12]  (1.66 ns)

 <State 2>: 3.93ns
The critical path consists of the following:
	'phi' operation ('i', fir.c:83) with incoming values : ('tmp_6', fir.c:83) [12]  (0 ns)
	'add' operation ('tmp_4', fir.c:82) [25]  (1.78 ns)
	'getelementptr' operation ('shift_reg_addr_2', fir.c:82) [27]  (0 ns)
	'load' operation ('shift_reg_load_1', fir.c:82) on array 'shift_reg' [28]  (2.15 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('shift_reg_load', fir.c:81) on array 'shift_reg' [21]  (2.15 ns)
	'store' operation (fir.c:81) of variable 'shift_reg_load', fir.c:81 on array 'shift_reg' [24]  (2.15 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'load' operation ('shift_reg_load_2', fir.c:83) on array 'shift_reg' [33]  (2.15 ns)
	'store' operation (fir.c:83) of variable 'shift_reg_load_2', fir.c:83 on array 'shift_reg' [34]  (2.15 ns)

 <State 5>: 4.3ns
The critical path consists of the following:
	'load' operation ('shift_reg_load_3', fir.c:90) on array 'shift_reg' [37]  (2.15 ns)
	'store' operation (fir.c:90) of variable 'shift_reg_load_3', fir.c:90 on array 'shift_reg' [38]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir.c:94) [43]  (0 ns)
	'getelementptr' operation ('shift_reg_addr_4', fir.c:95) [51]  (0 ns)
	'load' operation ('shift_reg_load_4', fir.c:95) on array 'shift_reg' [52]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'load' operation ('shift_reg_load_4', fir.c:95) on array 'shift_reg' [52]  (2.15 ns)

 <State 8>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_s', fir.c:95) [55]  (8.47 ns)

 <State 9>: 2.7ns
The critical path consists of the following:
	'add' operation ('acc', fir.c:95) [56]  (2.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
