============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 10:49:19 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 58 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 1010100001011001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=162) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=162) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=162)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=162)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2287/28 useful/useless nets, 1216/14 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1896/4 useful/useless nets, 1739/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1880/16 useful/useless nets, 1727/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 517 better
SYN-1014 : Optimize round 2
SYN-1032 : 1471/60 useful/useless nets, 1318/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.422266s wall, 0.718750s user + 0.703125s system = 1.421875s CPU (100.0%)

RUN-1004 : used memory is 113 MB, reserved memory is 83 MB, peak memory is 115 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1495/224 useful/useless nets, 1367/62 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-2571 : Optimize after map_dsp, round 1, 308 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 56 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2056/4 useful/useless nets, 1928/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8004, tnet num: 2056, tinst num: 1927, tnode num: 10106, tedge num: 11944.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 340 (3.39), #lev = 7 (1.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 304 (3.39), #lev = 6 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 631 instances into 304 LUTs, name keeping = 69%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 164 adder to BLE ...
SYN-4008 : Packed 164 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.340658s wall, 1.515625s user + 0.828125s system = 2.343750s CPU (100.1%)

RUN-1004 : used memory is 120 MB, reserved memory is 89 MB, peak memory is 138 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (198 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (343 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1292 instances
RUN-0007 : 491 luts, 603 seqs, 101 mslices, 53 lslices, 11 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1460 nets
RUN-1001 : 726 nets have 2 pins
RUN-1001 : 610 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     262     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     339     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1290 instances, 491 luts, 603 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6644, tnet num: 1458, tinst num: 1290, tnode num: 8957, tedge num: 10998.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.148113s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 380392
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1290.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 309063, overlap = 58.5
PHY-3002 : Step(2): len = 265601, overlap = 58.5
PHY-3002 : Step(3): len = 240581, overlap = 58.5
PHY-3002 : Step(4): len = 220881, overlap = 58.5
PHY-3002 : Step(5): len = 200232, overlap = 58.5
PHY-3002 : Step(6): len = 180741, overlap = 58.5
PHY-3002 : Step(7): len = 165830, overlap = 58.5
PHY-3002 : Step(8): len = 151049, overlap = 58.5
PHY-3002 : Step(9): len = 136039, overlap = 58.5
PHY-3002 : Step(10): len = 124271, overlap = 58.5
PHY-3002 : Step(11): len = 114996, overlap = 58.5
PHY-3002 : Step(12): len = 103347, overlap = 58.5
PHY-3002 : Step(13): len = 95534.6, overlap = 58.5
PHY-3002 : Step(14): len = 91082.4, overlap = 58.5
PHY-3002 : Step(15): len = 82229.5, overlap = 58.5
PHY-3002 : Step(16): len = 76862.2, overlap = 58.5
PHY-3002 : Step(17): len = 72772.7, overlap = 58.5
PHY-3002 : Step(18): len = 63574.8, overlap = 58.5
PHY-3002 : Step(19): len = 60270, overlap = 58.5
PHY-3002 : Step(20): len = 57552.4, overlap = 58.5
PHY-3002 : Step(21): len = 53744.9, overlap = 58.5
PHY-3002 : Step(22): len = 49504.7, overlap = 58.5
PHY-3002 : Step(23): len = 46916.6, overlap = 58.5
PHY-3002 : Step(24): len = 43571.5, overlap = 58.5625
PHY-3002 : Step(25): len = 40923.6, overlap = 60.25
PHY-3002 : Step(26): len = 37734.7, overlap = 61.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.99222e-06
PHY-3002 : Step(27): len = 38844.5, overlap = 60.5625
PHY-3002 : Step(28): len = 39806, overlap = 59.9375
PHY-3002 : Step(29): len = 38868, overlap = 56.25
PHY-3002 : Step(30): len = 38920.9, overlap = 49.5625
PHY-3002 : Step(31): len = 38822.3, overlap = 51.6875
PHY-3002 : Step(32): len = 37410.9, overlap = 40.3125
PHY-3002 : Step(33): len = 36447.8, overlap = 44.875
PHY-3002 : Step(34): len = 36122.4, overlap = 44.9375
PHY-3002 : Step(35): len = 35958.6, overlap = 48.0938
PHY-3002 : Step(36): len = 35575.1, overlap = 51.625
PHY-3002 : Step(37): len = 34826.1, overlap = 51.75
PHY-3002 : Step(38): len = 34180.2, overlap = 50.5625
PHY-3002 : Step(39): len = 33322.8, overlap = 55.4375
PHY-3002 : Step(40): len = 33121.2, overlap = 55.375
PHY-3002 : Step(41): len = 32903.6, overlap = 51.0625
PHY-3002 : Step(42): len = 32504.7, overlap = 50
PHY-3002 : Step(43): len = 31848.5, overlap = 54.1562
PHY-3002 : Step(44): len = 30795.7, overlap = 58.5938
PHY-3002 : Step(45): len = 30123.5, overlap = 60.125
PHY-3002 : Step(46): len = 29623.4, overlap = 61.3125
PHY-3002 : Step(47): len = 29381.5, overlap = 61.75
PHY-3002 : Step(48): len = 29305.9, overlap = 57.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59844e-05
PHY-3002 : Step(49): len = 29449.3, overlap = 57.5938
PHY-3002 : Step(50): len = 29491.8, overlap = 55.8125
PHY-3002 : Step(51): len = 29631.2, overlap = 62.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19689e-05
PHY-3002 : Step(52): len = 29921, overlap = 58.375
PHY-3002 : Step(53): len = 30116.5, overlap = 49.3438
PHY-3002 : Step(54): len = 30247.9, overlap = 51.5312
PHY-3002 : Step(55): len = 30156.8, overlap = 51.625
PHY-3002 : Step(56): len = 30102.7, overlap = 56.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034398s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73584e-05
PHY-3002 : Step(57): len = 32860.3, overlap = 28.5312
PHY-3002 : Step(58): len = 33028.9, overlap = 28.1562
PHY-3002 : Step(59): len = 32777.1, overlap = 27.6875
PHY-3002 : Step(60): len = 33010.1, overlap = 27.75
PHY-3002 : Step(61): len = 32960, overlap = 26.875
PHY-3002 : Step(62): len = 32842.3, overlap = 22.9375
PHY-3002 : Step(63): len = 32900.3, overlap = 23.1562
PHY-3002 : Step(64): len = 32346.9, overlap = 24.125
PHY-3002 : Step(65): len = 32130.5, overlap = 23.875
PHY-3002 : Step(66): len = 32084.9, overlap = 23.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47168e-05
PHY-3002 : Step(67): len = 31547.1, overlap = 25.0938
PHY-3002 : Step(68): len = 31545.6, overlap = 25.0625
PHY-3002 : Step(69): len = 31567.4, overlap = 24.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.94335e-05
PHY-3002 : Step(70): len = 31424.9, overlap = 23.9375
PHY-3002 : Step(71): len = 31498.2, overlap = 23.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034633s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.52693e-05
PHY-3002 : Step(72): len = 31732.7, overlap = 50.8438
PHY-3002 : Step(73): len = 31927, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.05386e-05
PHY-3002 : Step(74): len = 32334, overlap = 44.8438
PHY-3002 : Step(75): len = 32597.2, overlap = 45.2812
PHY-3002 : Step(76): len = 33628.5, overlap = 41.75
PHY-3002 : Step(77): len = 34458.4, overlap = 40.75
PHY-3002 : Step(78): len = 34359.4, overlap = 42.3125
PHY-3002 : Step(79): len = 34242.1, overlap = 42.5312
PHY-3002 : Step(80): len = 33949.5, overlap = 43.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141077
PHY-3002 : Step(81): len = 33637.8, overlap = 43.8438
PHY-3002 : Step(82): len = 33733.7, overlap = 42.7812
PHY-3002 : Step(83): len = 33733.7, overlap = 42.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000282155
PHY-3002 : Step(84): len = 34302.1, overlap = 39.4062
PHY-3002 : Step(85): len = 34302.1, overlap = 39.4062
PHY-3002 : Step(86): len = 34184.2, overlap = 39.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000456526
PHY-3002 : Step(87): len = 34914.5, overlap = 35.6875
PHY-3002 : Step(88): len = 35379.9, overlap = 33.4688
PHY-3002 : Step(89): len = 35311.9, overlap = 31.2188
PHY-3002 : Step(90): len = 35305.5, overlap = 29.4688
PHY-3002 : Step(91): len = 35122.3, overlap = 28.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000913052
PHY-3002 : Step(92): len = 35509.6, overlap = 29.1875
PHY-3002 : Step(93): len = 35622.3, overlap = 28.0312
PHY-3002 : Step(94): len = 35692, overlap = 28.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0018261
PHY-3002 : Step(95): len = 35573.6, overlap = 27.9375
PHY-3002 : Step(96): len = 35573.6, overlap = 27.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6644, tnet num: 1458, tinst num: 1290, tnode num: 8957, tedge num: 10998.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 76.62 peak overflow 4.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1460.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47224, over cnt = 196(0%), over = 685, worst = 12
PHY-1001 : End global iterations;  0.123068s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 38.10, top5 = 22.04, top10 = 14.25, top15 = 10.12.
PHY-1001 : End incremental global routing;  0.178237s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1273 has valid locations, 26 needs to be replaced
PHY-3001 : design contains 1315 instances, 491 luts, 628 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 35884
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6744, tnet num: 1483, tinst num: 1315, tnode num: 9132, tedge num: 11148.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162648s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(97): len = 35885.8, overlap = 0
PHY-3002 : Step(98): len = 35885.8, overlap = 0
PHY-3002 : Step(99): len = 35987.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035347s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00217221
PHY-3002 : Step(100): len = 35999.2, overlap = 28.0625
PHY-3002 : Step(101): len = 35999.2, overlap = 28.0625
PHY-3001 : Final: Len = 35999.2, Over = 28.0625
PHY-3001 : End incremental placement;  0.318533s wall, 0.375000s user + 0.156250s system = 0.531250s CPU (166.8%)

OPT-1001 : Total overflow 77.25 peak overflow 4.06
OPT-1001 : End high-fanout net optimization;  0.572547s wall, 0.640625s user + 0.156250s system = 0.796875s CPU (139.2%)

OPT-1001 : Current memory(MB): used = 182, reserve = 150, peak = 182.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1005/1485.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47960, over cnt = 196(0%), over = 688, worst = 12
PHY-1002 : len = 52608, over cnt = 132(0%), over = 268, worst = 12
PHY-1002 : len = 55232, over cnt = 17(0%), over = 26, worst = 4
PHY-1002 : len = 55576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117846s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (132.6%)

PHY-1001 : Congestion index: top1 = 34.57, top5 = 22.84, top10 = 15.60, top15 = 11.26.
OPT-1001 : End congestion update;  0.163867s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (114.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035044s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.8%)

OPT-0007 : Start: WNS 125 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 125 TNS 0 NUM_FEPS 0 with 5 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 125 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.201266s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (116.5%)

OPT-1001 : Current memory(MB): used = 180, reserve = 149, peak = 182.
OPT-1001 : End physical optimization;  0.925042s wall, 0.984375s user + 0.187500s system = 1.171875s CPU (126.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 491 LUT to BLE ...
SYN-4008 : Packed 491 LUT and 157 SEQ to BLE.
SYN-4003 : Packing 471 remaining SEQ's ...
SYN-4005 : Packed 289 SEQ with LUT/SLICE
SYN-4006 : 70 single LUT's are left
SYN-4006 : 182 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 673/939 primitive instances ...
PHY-3001 : End packing;  0.050857s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.2%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 571 instances
RUN-1001 : 263 mslices, 264 lslices, 11 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1334 nets
RUN-1001 : 555 nets have 2 pins
RUN-1001 : 650 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 569 instances, 527 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 37141.8, Over = 40
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5794, tnet num: 1332, tinst num: 569, tnode num: 7484, tedge num: 9850.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170637s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.28925e-05
PHY-3002 : Step(102): len = 36558.6, overlap = 38.5
PHY-3002 : Step(103): len = 36496.2, overlap = 38.75
PHY-3002 : Step(104): len = 36282.1, overlap = 39.75
PHY-3002 : Step(105): len = 36481.3, overlap = 39.5
PHY-3002 : Step(106): len = 36382.8, overlap = 39.25
PHY-3002 : Step(107): len = 36457.2, overlap = 39.5
PHY-3002 : Step(108): len = 36506.8, overlap = 40.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.5785e-05
PHY-3002 : Step(109): len = 36572.6, overlap = 39.5
PHY-3002 : Step(110): len = 36876.5, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00017157
PHY-3002 : Step(111): len = 37543, overlap = 38.5
PHY-3002 : Step(112): len = 38393.6, overlap = 35
PHY-3002 : Step(113): len = 38571.1, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.126682s wall, 0.078125s user + 0.375000s system = 0.453125s CPU (357.7%)

PHY-3001 : Trial Legalized: Len = 50258.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030571s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000861141
PHY-3002 : Step(114): len = 47048, overlap = 5.5
PHY-3002 : Step(115): len = 44544.6, overlap = 8.25
PHY-3002 : Step(116): len = 42808.2, overlap = 12.25
PHY-3002 : Step(117): len = 41906.7, overlap = 13.5
PHY-3002 : Step(118): len = 41396.8, overlap = 15.5
PHY-3002 : Step(119): len = 41074.4, overlap = 16.75
PHY-3002 : Step(120): len = 40943.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00172228
PHY-3002 : Step(121): len = 41158.9, overlap = 17.75
PHY-3002 : Step(122): len = 41214.4, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00344457
PHY-3002 : Step(123): len = 41218.7, overlap = 18
PHY-3002 : Step(124): len = 41220.4, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004230s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (369.4%)

PHY-3001 : Legalized: Len = 46096.8, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 8, maxDist = 2.
PHY-3001 : Final: Len = 46258.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5794, tnet num: 1332, tinst num: 569, tnode num: 7484, tedge num: 9850.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1334.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59376, over cnt = 182(0%), over = 244, worst = 4
PHY-1002 : len = 59984, over cnt = 107(0%), over = 135, worst = 3
PHY-1002 : len = 61208, over cnt = 30(0%), over = 36, worst = 3
PHY-1002 : len = 61600, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 61672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.256974s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (127.7%)

PHY-1001 : Congestion index: top1 = 31.14, top5 = 23.64, top10 = 17.97, top15 = 13.17.
PHY-1001 : End incremental global routing;  0.311900s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (120.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039119s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.378600s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (115.6%)

OPT-1001 : Current memory(MB): used = 181, reserve = 150, peak = 182.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1183/1334.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.14, top5 = 23.64, top10 = 17.97, top15 = 13.17.
OPT-1001 : End congestion update;  0.053434s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (117.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030411s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.8%)

OPT-0007 : Start: WNS -141 TNS -141 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 553 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 569 instances, 527 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 46286.8, Over = 0
PHY-3001 : End spreading;  0.004456s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (350.7%)

PHY-3001 : Final: Len = 46286.8, Over = 0
PHY-3001 : End incremental legalization;  0.032396s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.5%)

OPT-0007 : Iter 1: improved WNS -41 TNS -41 NUM_FEPS 1 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -41 TNS -41 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.125598s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 185.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029311s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1179/1334.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 23.66, top10 = 18.00, top15 = 13.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030417s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -41 TNS -41 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.793103
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -41ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 553 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 569 instances, 527 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 46286.8, Over = 0
PHY-3001 : End spreading;  0.004543s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (343.9%)

PHY-3001 : Final: Len = 46286.8, Over = 0
PHY-3001 : End incremental legalization;  0.033277s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033206s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.1%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1183/1334.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005785s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 23.66, top10 = 18.00, top15 = 13.19.
OPT-1001 : End congestion update;  0.053726s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029647s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.4%)

OPT-0007 : Start: WNS -41 TNS -41 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 553 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 569 instances, 527 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 46302.8, Over = 0
PHY-3001 : End spreading;  0.004595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 46302.8, Over = 0
PHY-3001 : End incremental legalization;  0.034173s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.4%)

OPT-0007 : Iter 1: improved WNS -41 TNS -41 NUM_FEPS 1 with 2 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS -41 TNS -41 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.127165s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (208.9%)

OPT-1001 : Current memory(MB): used = 185, reserve = 155, peak = 186.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1174/1334.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61760, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 61784, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 61856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023011s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 31.51, top5 = 23.78, top10 = 18.06, top15 = 13.23.
OPT-1001 : End congestion update;  0.069033s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030200s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.5%)

OPT-0007 : Start: WNS -41 TNS -41 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 553 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 569 instances, 527 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 46298.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004551s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 2.
PHY-3001 : Final: Len = 46276.8, Over = 0
PHY-3001 : End incremental legalization;  0.033165s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (94.2%)

OPT-0007 : Iter 1: improved WNS 59 TNS 0 NUM_FEPS 0 with 2 cells processed and 193 slack improved
OPT-0007 : Iter 2: improved WNS 59 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 59 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.144798s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (97.1%)

OPT-1001 : Current memory(MB): used = 186, reserve = 156, peak = 187.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 186, reserve = 156, peak = 187.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017406s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.8%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1175/1334.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61800, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 61784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.2%)

PHY-1001 : Congestion index: top1 = 31.70, top5 = 23.75, top10 = 18.03, top15 = 13.21.
RUN-1001 : End congestion update;  0.057094s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.5%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.074683s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.6%)

OPT-1001 : Current memory(MB): used = 187, reserve = 156, peak = 187.
OPT-1001 : End physical optimization;  1.224740s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (117.4%)

RUN-1003 : finish command "place" in  5.943101s wall, 7.578125s user + 6.796875s system = 14.375000s CPU (241.9%)

RUN-1004 : used memory is 161 MB, reserved memory is 130 MB, peak memory is 187 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_104919.log"
