PowerPlay Power Analyzer report for lab6
Sat Dec 06 21:07:34 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PowerPlay Power Analyzer Summary
  3. PowerPlay Power Analyzer Settings
  4. Indeterminate Toggle Rates
  5. Operating Conditions Used
  6. Thermal Power Dissipation by Block
  7. Thermal Power Dissipation by Block Type
  8. Thermal Power Dissipation by Hierarchy
  9. Core Dynamic Thermal Power Dissipation by Clock Domain
 10. Current Drawn from Voltage Supplies Summary
 11. VCCIO Supply Current Drawn by I/O Bank
 12. VCCIO Supply Current Drawn by Voltage
 13. Confidence Metric Details
 14. Signal Activities
 15. PowerPlay Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Summary                                                          ;
+----------------------------------------+--------------------------------------------------+
; PowerPlay Power Analyzer Status        ; Successful - Sat Dec 06 21:07:34 2025            ;
; Quartus II 64-Bit Version              ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition  ;
; Revision Name                          ; lab6                                             ;
; Top-level Entity Name                  ; CPU_pipeline                                     ;
; Family                                 ; Cyclone II                                       ;
; Device                                 ; EP2C35F672C6                                     ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 125.60 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 0.00 mW                                          ;
; Core Static Thermal Power Dissipation  ; 79.97 mW                                         ;
; I/O Thermal Power Dissipation          ; 45.62 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Settings                                                                                                  ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                     ; Setting                               ; Default Value ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                                      ; On                                    ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                                ; Off                                   ; Off           ;
; Preset Cooling Solution                                                    ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                                  ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                                  ; On                                    ; On            ;
; Use Input Files                                                            ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off                                   ; Off           ;
; Device Power Characteristics                                               ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                                    ; On            ;
; Specified Junction Temperature                                             ; 25                                    ; 25            ;
; Ambient Temperature                                                        ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                                ; Off                                   ; Off           ;
; Board Temperature                                                          ; 25                                    ; 25            ;
; Enable HPS                                                                 ; Off                                   ; Off           ;
; Processor Frequency                                                        ; 0.0                                   ; 0.0           ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+


+-------------------------------------+
; Indeterminate Toggle Rates          ;
+-------+-----------------------------+
; Node  ; Reason                      ;
+-------+-----------------------------+
; Reset ; No valid clock domain found ;
; CLK   ; No valid clock domain found ;
+-------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCCINT                                  ; 1.20 V                    ;
;     3.3-V LVTTL I/O Standard                ; 3.3 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 25.8 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 3.10 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 2.80 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; I/O                 ; 16.04 mW                          ; 0.00 mW                     ; 16.04 mW                       ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell  ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Register cell       ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Clock control block ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                             ;
+----------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                   ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                ;
+----------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------+
; |CPU_pipeline                                ; 16.04 mW (16.04 mW)                  ; 0.00 mW (0.00 mW)               ; 16.04 mW (16.04 mW)               ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline                                                                      ;
;     |hard_block:auto_generated_inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|hard_block:auto_generated_inst                                       ;
;     |Add4:inst                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst                                                            ;
;         |add4pg:inst                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst                                                ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst|add4pg_carrygenerator:inst1                    ;
;         |add4pg:inst1                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst1                                               ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst1|add4pg_carrygenerator:inst1                   ;
;         |add4pg:inst2                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst2                                               ;
;         |add4pg:inst3                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst3                                               ;
;         |PG4:inst4                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|PG4:inst4                                                  ;
;         |PG4:inst5                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|PG4:inst5                                                  ;
;         |add4pg:inst6                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst6                                               ;
;         |add4pg:inst7                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst7                                               ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst7|add4pg_carrygenerator:inst1                   ;
;         |add4pg:inst41                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst41                                              ;
;         |add4pg:inst51                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst51                                              ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Add4:inst|add4pg:inst51|add4pg_carrygenerator:inst1                  ;
;     |ID_EX:inst1                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1                                                          ;
;         |register32:inst                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|register32:inst                                          ;
;         |register32:inst2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|register32:inst2                                         ;
;         |register32:inst3                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|register32:inst3                                         ;
;         |ID_EX_control:inst4                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|ID_EX_control:inst4                                      ;
;         |register32:inst5                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|register32:inst5                                         ;
;         |Register5:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|Register5:inst6                                          ;
;         |Register5:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|Register5:inst7                                          ;
;         |Register5:inst8                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|Register5:inst8                                          ;
;         |Register5:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|Register5:inst9                                          ;
;         |mux21_5:inst14                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst14                                           ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst14|mux21:inst1                               ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst14|mux21:inst2                               ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst14|mux21:inst3                               ;
;         |mux21_5:inst15                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst15                                           ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst15|mux21:inst1                               ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst15|mux21:inst2                               ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst15|mux21:inst3                               ;
;         |mux21_5:inst16                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst16                                           ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst16|mux21:inst1                               ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst16|mux21:inst2                               ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst16|mux21:inst3                               ;
;         |mux21_5:inst17                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst17                                           ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst17|mux21:inst2                               ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_5:inst17|mux21:inst3                               ;
;         |mux21_6:inst18                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_6:inst18                                           ;
;         |mux21_32:inst20                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20                                          ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst1                              ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst2                              ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst3                              ;
;             |mux21:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst4                              ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst5                              ;
;             |mux21:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst6                              ;
;             |mux21:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst7                              ;
;             |mux21:inst8                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst8                              ;
;             |mux21:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst9                              ;
;             |mux21:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst10                             ;
;             |mux21:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst11                             ;
;             |mux21:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst12                             ;
;             |mux21:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst13                             ;
;             |mux21:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst14                             ;
;             |mux21:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst15                             ;
;             |mux21:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst16                             ;
;             |mux21:inst17                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst17                             ;
;             |mux21:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst18                             ;
;             |mux21:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst19                             ;
;             |mux21:inst20                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst20                             ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst21                             ;
;             |mux21:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst22                             ;
;             |mux21:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst23                             ;
;             |mux21:inst24                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst24                             ;
;             |mux21:inst25                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst25                             ;
;             |mux21:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst26                             ;
;             |mux21:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst27                             ;
;             |mux21:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst28                             ;
;             |mux21:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst29                             ;
;             |mux21:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst30                             ;
;             |mux21:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst20|mux21:inst31                             ;
;         |mux21_32:inst21                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst21                                          ;
;         |mux21_32:inst22                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst22                                          ;
;         |mux21_32:inst23                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23                                          ;
;             |mux21:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst                               ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst1                              ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst2                              ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst3                              ;
;             |mux21:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst4                              ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst5                              ;
;             |mux21:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ID_EX:inst1|mux21_32:inst23|mux21:inst26                             ;
;     |EX_MEM:inst2                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|EX_MEM:inst2                                                         ;
;         |EX_MEM_control:inst                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|EX_MEM:inst2|EX_MEM_control:inst                                     ;
;         |register32:inst1                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|EX_MEM:inst2|register32:inst1                                        ;
;         |register32:inst2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|EX_MEM:inst2|register32:inst2                                        ;
;         |Register5:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|EX_MEM:inst2|Register5:inst4                                         ;
;     |MEM_WB:inst3                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|MEM_WB:inst3                                                         ;
;         |MEM_WB_control:inst                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|MEM_WB:inst3|MEM_WB_control:inst                                     ;
;         |register32:inst1                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|MEM_WB:inst3|register32:inst1                                        ;
;         |register32:inst2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|MEM_WB:inst3|register32:inst2                                        ;
;         |Register5:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|MEM_WB:inst3|Register5:inst3                                         ;
;     |PC:inst4                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|PC:inst4                                                             ;
;     |IMEM:inst5                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IMEM:inst5                                                           ;
;     |Registers:inst6                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6                                                      ;
;         |Zero32:inst                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|Zero32:inst                                          ;
;         |regcell32:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst1|reg_cell:inst31                      ;
;         |regcell32:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst2|reg_cell:inst31                      ;
;         |regcell32:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst3|reg_cell:inst31                      ;
;         |regcell32:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst4|reg_cell:inst31                      ;
;         |regcell32:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst5|reg_cell:inst31                      ;
;         |regcell32:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst6|reg_cell:inst31                      ;
;         |regcell32:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7                                      ;
;             |reg_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst                        ;
;             |reg_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst1                       ;
;             |reg_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst2                       ;
;             |reg_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst3                       ;
;             |reg_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst4                       ;
;             |reg_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst5                       ;
;             |reg_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst6                       ;
;             |reg_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst7                       ;
;             |reg_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst8                       ;
;             |reg_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst9                       ;
;             |reg_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst10                      ;
;             |reg_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst11                      ;
;             |reg_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst12                      ;
;             |reg_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst13                      ;
;             |reg_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst14                      ;
;             |reg_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst15                      ;
;             |reg_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst16                      ;
;             |reg_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst17                      ;
;             |reg_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst18                      ;
;             |reg_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst19                      ;
;             |reg_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst20                      ;
;             |reg_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst21                      ;
;             |reg_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst22                      ;
;             |reg_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst23                      ;
;             |reg_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst24                      ;
;             |reg_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst25                      ;
;             |reg_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst26                      ;
;             |reg_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst27                      ;
;             |reg_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst28                      ;
;             |reg_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst29                      ;
;             |reg_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst30                      ;
;             |reg_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst7|reg_cell:inst31                      ;
;         |regcell32:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst9                                      ;
;         |regcell32:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst10                                     ;
;         |regcell32:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst11                                     ;
;         |regcell32:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst12                                     ;
;         |regcell32:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst13                                     ;
;         |regcell32:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst14                                     ;
;         |regcell32:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst15                                     ;
;         |regcell32:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst16                                     ;
;         |regcell32:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst18                                     ;
;         |regcell32:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst19                                     ;
;         |regcell32:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst21                                     ;
;         |regcell32:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst22                                     ;
;         |regcell32:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst23                                     ;
;         |regcell32:inst24                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst24                                     ;
;         |regcell32:inst25                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst25                                     ;
;         |regcell32:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst26                                     ;
;         |regcell32:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst27                                     ;
;         |regcell32:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst28                                     ;
;         |regcell32:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst29                                     ;
;         |regcell32:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst30                                     ;
;         |regcell32:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst31                                     ;
;         |regcell32:inst32                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst32                                     ;
;         |regcell32:inst33                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst33                                     ;
;         |regcell32:inst34                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|regcell32:inst34                                     ;
;         |decoder532e:inst35                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Registers:inst6|decoder532e:inst35                                   ;
;     |ControlUnit:inst7                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ControlUnit:inst7                                                    ;
;     |Adder:inst8                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8                                                          ;
;         |add4pg:inst                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst                                              ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst|add4_pg_generator:inst                       ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst|add4pg_carrygenerator:inst1                  ;
;         |add4pg:inst1                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst1                                             ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst1|add4_pg_generator:inst                      ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst1|add4pg_carrygenerator:inst1                 ;
;         |add4pg:inst2                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst2                                             ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst2|add4_pg_generator:inst                      ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst2|add4pg_carrygenerator:inst1                 ;
;         |add4pg:inst3                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst3                                             ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst3|add4_pg_generator:inst                      ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst3|add4pg_carrygenerator:inst1                 ;
;         |PG4:inst4                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|PG4:inst4                                                ;
;         |PG4:inst5                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|PG4:inst5                                                ;
;         |add4pg:inst6                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst6                                             ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst6|add4_pg_generator:inst                      ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst6|add4pg_carrygenerator:inst1                 ;
;         |add4pg:inst7                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst7                                             ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst7|add4_pg_generator:inst                      ;
;             |add4pg_carrygenerator:inst1     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst7|add4pg_carrygenerator:inst1                 ;
;         |add4pg:inst41                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst41                                            ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst41|add4_pg_generator:inst                     ;
;         |add4pg:inst51                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst51                                            ;
;             |add4_pg_generator:inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Adder:inst8|add4pg:inst51|add4_pg_generator:inst                     ;
;     |ALU:inst9                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9                                                            ;
;         |mux21_32:inst                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst                                              ;
;             |mux21:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst                                   ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst1                                  ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst2                                  ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst3                                  ;
;             |mux21:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst4                                  ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst5                                  ;
;             |mux21:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst6                                  ;
;             |mux21:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst7                                  ;
;             |mux21:inst8                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst8                                  ;
;             |mux21:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst9                                  ;
;             |mux21:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst10                                 ;
;             |mux21:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst11                                 ;
;             |mux21:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst12                                 ;
;             |mux21:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst13                                 ;
;             |mux21:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst14                                 ;
;             |mux21:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst15                                 ;
;             |mux21:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst16                                 ;
;             |mux21:inst17                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst17                                 ;
;             |mux21:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst18                                 ;
;             |mux21:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst19                                 ;
;             |mux21:inst20                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst20                                 ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst21                                 ;
;             |mux21:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst22                                 ;
;             |mux21:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst23                                 ;
;             |mux21:inst24                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst24                                 ;
;             |mux21:inst25                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst25                                 ;
;             |mux21:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst26                                 ;
;             |mux21:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst27                                 ;
;             |mux21:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst28                                 ;
;             |mux21:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst29                                 ;
;             |mux21:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst30                                 ;
;             |mux21:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst|mux21:inst31                                 ;
;         |mux31_32:inst4                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4                                             ;
;             |mux31:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst                                  ;
;             |mux31:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst1                                 ;
;             |mux31:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst2                                 ;
;             |mux31:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst3                                 ;
;             |mux31:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst5                                 ;
;             |mux31:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst6                                 ;
;             |mux31:inst8                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst8                                 ;
;             |mux31:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst9                                 ;
;             |mux31:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst10                                ;
;             |mux31:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst11                                ;
;             |mux31:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst12                                ;
;             |mux31:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst13                                ;
;             |mux31:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst14                                ;
;             |mux31:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst15                                ;
;             |mux31:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst16                                ;
;             |mux31:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst18                                ;
;             |mux31:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst19                                ;
;             |mux31:inst20                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst20                                ;
;             |mux31:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst21                                ;
;             |mux31:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst22                                ;
;             |mux31:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst23                                ;
;             |mux31:inst24                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst24                                ;
;             |mux31:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst26                                ;
;             |mux31:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst27                                ;
;             |mux31:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst28                                ;
;             |mux31:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst29                                ;
;             |mux31:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst30                                ;
;             |mux31:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst31                                ;
;             |mux31:inst32                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst32                                ;
;             |mux31:inst33                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst33                                ;
;             |mux31:inst34                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst34                                ;
;             |mux31:inst35                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux31_32:inst4|mux31:inst35                                ;
;         |mux21_32:inst7                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst7                                             ;
;             |mux21:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst7|mux21:inst19                                ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst7|mux21:inst21                                ;
;             |mux21:inst25                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst7|mux21:inst25                                ;
;         |Shifter:inst10                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10                                             ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst1                                 ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst2                                 ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst3                                 ;
;             |mux21:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst4                                 ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst5                                 ;
;             |mux21:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst10                                ;
;             |mux21:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst11                                ;
;             |mux21:inst20                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst20                                ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst21                                ;
;             |mux21:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst22                                ;
;             |mux21:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst23                                ;
;             |mux21:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst28                                ;
;             |mux21:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst29                                ;
;             |mux21:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst30                                ;
;             |mux21:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst31                                ;
;             |mux21:inst32                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst32                                ;
;             |mux21:inst70                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst70                                ;
;             |mux21:inst71                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst71                                ;
;             |mux21:inst72                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst72                                ;
;             |mux21:inst73                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst73                                ;
;             |mux21:inst74                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst74                                ;
;             |mux21:inst75                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst75                                ;
;             |mux21:inst76                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst76                                ;
;             |mux21:inst77                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst77                                ;
;             |mux21:inst78                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst78                                ;
;             |mux21:inst79                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst79                                ;
;             |mux21:inst80                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst80                                ;
;             |mux21:inst81                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst81                                ;
;             |mux21:inst82                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst82                                ;
;             |mux21:inst83                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst83                                ;
;             |mux21:inst84                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst84                                ;
;             |mux21:inst85                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst85                                ;
;             |mux21:inst86                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst86                                ;
;             |mux21_32:inst87                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21_32:inst87                             ;
;             |mux21_32:inst89                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21_32:inst89                             ;
;             |mux21:inst99                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst99                                ;
;             |mux21:inst100                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst100                               ;
;             |mux21:inst107                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst107                               ;
;             |mux21:inst108                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst108                               ;
;             |mux21:inst111                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst111                               ;
;             |mux21:inst113                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst113                               ;
;             |mux21:inst114                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst114                               ;
;             |mux21:inst116                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst116                               ;
;             |mux21:inst117                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst117                               ;
;             |mux21:inst119                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst119                               ;
;             |mux21:inst120                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst120                               ;
;             |mux21:inst122                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst122                               ;
;             |mux21:inst123                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst123                               ;
;             |mux21:inst124                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst124                               ;
;             |mux21:inst125                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst125                               ;
;             |mux21:inst126                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst126                               ;
;             |mux21:inst162                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst162                               ;
;             |mux21:inst163                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst163                               ;
;             |mux21:inst164                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst164                               ;
;             |mux21:inst165                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst165                               ;
;             |mux21:inst166                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst166                               ;
;             |mux21:inst167                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst167                               ;
;             |mux21:inst168                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst168                               ;
;             |mux21:inst169                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst169                               ;
;             |mux21:inst170                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst170                               ;
;             |mux21:inst173                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst173                               ;
;             |mux21:inst174                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|Shifter:inst10|mux21:inst174                               ;
;         |mux21_32:inst11                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11                                            ;
;             |mux21:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst                                 ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst1                                ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst2                                ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst3                                ;
;             |mux21:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst4                                ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst5                                ;
;             |mux21:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst6                                ;
;             |mux21:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst7                                ;
;             |mux21:inst8                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst8                                ;
;             |mux21:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst9                                ;
;             |mux21:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst10                               ;
;             |mux21:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst11                               ;
;             |mux21:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst12                               ;
;             |mux21:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst13                               ;
;             |mux21:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst14                               ;
;             |mux21:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst15                               ;
;             |mux21:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst16                               ;
;             |mux21:inst17                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst17                               ;
;             |mux21:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst18                               ;
;             |mux21:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst19                               ;
;             |mux21:inst20                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst20                               ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst21                               ;
;             |mux21:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst22                               ;
;             |mux21:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst23                               ;
;             |mux21:inst24                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst24                               ;
;             |mux21:inst25                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst25                               ;
;             |mux21:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst26                               ;
;             |mux21:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst27                               ;
;             |mux21:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst28                               ;
;             |mux21:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst29                               ;
;             |mux21:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst30                               ;
;             |mux21:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|mux21_32:inst11|mux21:inst31                               ;
;         |and32:inst13                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|and32:inst13                                               ;
;         |CLA32:inst16                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16                                               ;
;             |add4pg:inst                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst                                   ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst|add4_pg_generator:inst            ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst|add4pg_carrygenerator:inst1       ;
;             |add4pg:inst1                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst1                                  ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst1|add4_pg_generator:inst           ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst1|add4pg_carrygenerator:inst1      ;
;             |add4pg:inst2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst2                                  ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst2|add4_pg_generator:inst           ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst2|add4pg_carrygenerator:inst1      ;
;             |add4pg:inst3                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst3                                  ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst3|add4_pg_generator:inst           ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst3|add4pg_carrygenerator:inst1      ;
;             |PG4:inst4                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|PG4:inst4                                     ;
;             |PG4:inst5                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|PG4:inst5                                     ;
;             |add4pg:inst6                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst6                                  ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst6|add4_pg_generator:inst           ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst6|add4pg_carrygenerator:inst1      ;
;             |add4pg:inst7                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst7                                  ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst7|add4_pg_generator:inst           ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst7|add4pg_carrygenerator:inst1      ;
;             |add4pg_cout:inst8               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg_cout:inst8                             ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg_cout:inst8|add4_pg_generator:inst      ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg_cout:inst8|add4pg_carrygenerator:inst1 ;
;             |add4pg:inst41                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst41                                 ;
;                 |add4_pg_generator:inst      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst41|add4_pg_generator:inst          ;
;                 |add4pg_carrygenerator:inst1 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALU:inst9|CLA32:inst16|add4pg:inst41|add4pg_carrygenerator:inst1     ;
;     |DataMemory:inst12                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12                                                    ;
;         |ram_cell32:inst                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst                                    ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst                      ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst1                     ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst2                     ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst3                     ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst4                     ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst5                     ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst6                     ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst7                     ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst8                     ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst9                     ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst10                    ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst11                    ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst12                    ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst13                    ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst14                    ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst15                    ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst16                    ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst17                    ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst18                    ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst19                    ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst20                    ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst21                    ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst22                    ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst23                    ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst24                    ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst25                    ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst26                    ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst27                    ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst28                    ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst29                    ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst30                    ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst|ram_cell:inst31                    ;
;         |ram_cell32:inst1                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst1|ram_cell:inst31                   ;
;         |ram_cell32:inst2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst2|ram_cell:inst31                   ;
;         |ram_cell32:inst3                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst3|ram_cell:inst31                   ;
;         |ram_cell32:inst4                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst4|ram_cell:inst31                   ;
;         |ram_cell32:inst5                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst5|ram_cell:inst31                   ;
;         |ram_cell32:inst6                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst6|ram_cell:inst31                   ;
;         |ram_cell32:inst7                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst7|ram_cell:inst31                   ;
;         |decoder532:inst8                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|decoder532:inst8                                   ;
;         |ram_cell32:inst9                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9                                   ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst                     ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst1                    ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst2                    ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst3                    ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst4                    ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst5                    ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst6                    ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst7                    ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst8                    ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst9                    ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst10                   ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst11                   ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst12                   ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst13                   ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst14                   ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst15                   ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst16                   ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst17                   ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst18                   ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst19                   ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst20                   ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst21                   ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst22                   ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst23                   ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst24                   ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst25                   ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst26                   ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst27                   ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst28                   ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst29                   ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst30                   ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst9|ram_cell:inst31                   ;
;         |ram_cell32:inst10                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst10|ram_cell:inst31                  ;
;         |ram_cell32:inst11                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst11|ram_cell:inst31                  ;
;         |ram_cell32:inst12                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst12|ram_cell:inst31                  ;
;         |ram_cell32:inst13                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst13|ram_cell:inst31                  ;
;         |ram_cell32:inst14                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst14                                  ;
;         |ram_cell32:inst15                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst15                                  ;
;         |ram_cell32:inst16                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst16                                  ;
;         |ram_cell32:inst17                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst17|ram_cell:inst31                  ;
;         |ram_cell32:inst18                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst18|ram_cell:inst31                  ;
;         |ram_cell32:inst19                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst19|ram_cell:inst31                  ;
;         |ram_cell32:inst20                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst20|ram_cell:inst31                  ;
;         |ram_cell32:inst21                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst21|ram_cell:inst31                  ;
;         |ram_cell32:inst22                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst22|ram_cell:inst31                  ;
;         |ram_cell32:inst23                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst23|ram_cell:inst31                  ;
;         |ram_cell32:inst24                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst24|ram_cell:inst31                  ;
;         |ram_cell32:inst72                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst72|ram_cell:inst31                  ;
;         |ram_cell32:inst73                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst73|ram_cell:inst31                  ;
;         |ram_cell32:inst74                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst74|ram_cell:inst31                  ;
;         |ram_cell32:inst75                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst75                                  ;
;         |ram_cell32:inst76                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst76|ram_cell:inst31                  ;
;         |ram_cell32:inst77                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst77|ram_cell:inst31                  ;
;         |ram_cell32:inst78                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst78|ram_cell:inst31                  ;
;         |ram_cell32:inst79                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79                                  ;
;             |ram_cell:inst                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst                    ;
;             |ram_cell:inst1                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst1                   ;
;             |ram_cell:inst2                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst2                   ;
;             |ram_cell:inst3                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst3                   ;
;             |ram_cell:inst4                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst4                   ;
;             |ram_cell:inst5                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst5                   ;
;             |ram_cell:inst6                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst6                   ;
;             |ram_cell:inst7                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst7                   ;
;             |ram_cell:inst8                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst8                   ;
;             |ram_cell:inst9                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst9                   ;
;             |ram_cell:inst10                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst10                  ;
;             |ram_cell:inst11                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst11                  ;
;             |ram_cell:inst12                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst12                  ;
;             |ram_cell:inst13                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst13                  ;
;             |ram_cell:inst14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst14                  ;
;             |ram_cell:inst15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst15                  ;
;             |ram_cell:inst16                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst16                  ;
;             |ram_cell:inst17                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst17                  ;
;             |ram_cell:inst18                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst18                  ;
;             |ram_cell:inst19                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst19                  ;
;             |ram_cell:inst20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst20                  ;
;             |ram_cell:inst21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst21                  ;
;             |ram_cell:inst22                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst22                  ;
;             |ram_cell:inst23                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst23                  ;
;             |ram_cell:inst24                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst24                  ;
;             |ram_cell:inst25                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst25                  ;
;             |ram_cell:inst26                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst26                  ;
;             |ram_cell:inst27                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst27                  ;
;             |ram_cell:inst28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst28                  ;
;             |ram_cell:inst29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst29                  ;
;             |ram_cell:inst30                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst30                  ;
;             |ram_cell:inst31                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|DataMemory:inst12|ram_cell32:inst79|ram_cell:inst31                  ;
;     |FowardingUnit:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|FowardingUnit:inst14                                                 ;
;     |HazardDetectionUnit:inst15              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|HazardDetectionUnit:inst15                                           ;
;         |xnor2-5:inst                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|HazardDetectionUnit:inst15|xnor2-5:inst                              ;
;     |Extend16to32:inst17                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|Extend16to32:inst17                                                  ;
;     |ALUControl:inst19                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALUControl:inst19                                                    ;
;         |mux21_4:inst                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALUControl:inst19|mux21_4:inst                                       ;
;             |mux21:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALUControl:inst19|mux21_4:inst|mux21:inst                            ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALUControl:inst19|mux21_4:inst|mux21:inst1                           ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALUControl:inst19|mux21_4:inst|mux21:inst2                           ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|ALUControl:inst19|mux21_4:inst|mux21:inst3                           ;
;     |control_mux:inst28                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|control_mux:inst28                                                   ;
;     |mux21_32:inst30                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30                                                      ;
;         |mux21:inst3                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst3                                          ;
;         |mux21:inst4                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst4                                          ;
;         |mux21:inst5                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst5                                          ;
;         |mux21:inst6                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst6                                          ;
;         |mux21:inst7                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst7                                          ;
;         |mux21:inst8                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst8                                          ;
;         |mux21:inst9                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst9                                          ;
;         |mux21:inst10                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst10                                         ;
;         |mux21:inst11                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst11                                         ;
;         |mux21:inst12                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst12                                         ;
;         |mux21:inst13                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst13                                         ;
;         |mux21:inst14                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst14                                         ;
;         |mux21:inst15                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst15                                         ;
;         |mux21:inst16                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst16                                         ;
;         |mux21:inst17                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst17                                         ;
;         |mux21:inst18                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst18                                         ;
;         |mux21:inst19                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst19                                         ;
;         |mux21:inst20                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst20                                         ;
;         |mux21:inst21                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst21                                         ;
;         |mux21:inst22                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst22                                         ;
;         |mux21:inst23                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst23                                         ;
;         |mux21:inst24                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst24                                         ;
;         |mux21:inst25                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst25                                         ;
;         |mux21:inst26                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst26                                         ;
;         |mux21:inst27                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst27                                         ;
;         |mux21:inst28                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst28                                         ;
;         |mux21:inst29                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst29                                         ;
;         |mux21:inst30                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst30                                         ;
;         |mux21:inst31                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst30|mux21:inst31                                         ;
;     |mux31_32:inst31                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31                                                      ;
;         |mux31:inst                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst                                           ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst|mux21:inst2                               ;
;         |mux31:inst1                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst1                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst1|mux21:inst2                              ;
;         |mux31:inst2                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst2                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst2|mux21:inst2                              ;
;         |mux31:inst3                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst3                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst3|mux21:inst2                              ;
;         |mux31:inst5                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst5                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst5|mux21:inst2                              ;
;         |mux31:inst6                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst6                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst6|mux21:inst2                              ;
;         |mux31:inst8                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst8                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst8|mux21:inst2                              ;
;         |mux31:inst9                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst9                                          ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst9|mux21:inst2                              ;
;         |mux31:inst10                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst10                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst10|mux21:inst2                             ;
;         |mux31:inst11                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst11                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst11|mux21:inst2                             ;
;         |mux31:inst12                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst12                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst12|mux21:inst2                             ;
;         |mux31:inst13                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst13                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst13|mux21:inst2                             ;
;         |mux31:inst14                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst14                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst14|mux21:inst2                             ;
;         |mux31:inst15                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst15                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst15|mux21:inst2                             ;
;         |mux31:inst16                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst16                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst16|mux21:inst2                             ;
;         |mux31:inst18                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst18                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst18|mux21:inst2                             ;
;         |mux31:inst19                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst19                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst19|mux21:inst2                             ;
;         |mux31:inst20                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst20                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst20|mux21:inst2                             ;
;         |mux31:inst21                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst21                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst21|mux21:inst2                             ;
;         |mux31:inst22                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst22                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst22|mux21:inst2                             ;
;         |mux31:inst23                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst23                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst23|mux21:inst2                             ;
;         |mux31:inst24                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst24                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst24|mux21:inst2                             ;
;         |mux31:inst26                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst26                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst26|mux21:inst2                             ;
;         |mux31:inst27                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst27                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst27|mux21:inst2                             ;
;         |mux31:inst28                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst28                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst28|mux21:inst2                             ;
;         |mux31:inst29                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst29                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst29|mux21:inst2                             ;
;         |mux31:inst30                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst30                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst30|mux21:inst2                             ;
;         |mux31:inst31                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst31                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst31|mux21:inst2                             ;
;         |mux31:inst32                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst32                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst32|mux21:inst2                             ;
;         |mux31:inst33                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst33                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst33|mux21:inst2                             ;
;         |mux31:inst34                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst34                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst34|mux21:inst2                             ;
;         |mux31:inst35                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst35                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst31|mux31:inst35|mux21:inst2                             ;
;     |mux21_32:inst32                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32                                                      ;
;         |mux21:inst                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst                                           ;
;         |mux21:inst1                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst1                                          ;
;         |mux21:inst2                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst2                                          ;
;         |mux21:inst3                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst3                                          ;
;         |mux21:inst4                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst4                                          ;
;         |mux21:inst5                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst5                                          ;
;         |mux21:inst6                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst6                                          ;
;         |mux21:inst7                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst7                                          ;
;         |mux21:inst8                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst8                                          ;
;         |mux21:inst9                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst9                                          ;
;         |mux21:inst10                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst10                                         ;
;         |mux21:inst11                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst11                                         ;
;         |mux21:inst12                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst12                                         ;
;         |mux21:inst13                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst13                                         ;
;         |mux21:inst14                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst14                                         ;
;         |mux21:inst15                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst15                                         ;
;         |mux21:inst16                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst16                                         ;
;         |mux21:inst17                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst17                                         ;
;         |mux21:inst18                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst18                                         ;
;         |mux21:inst19                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst19                                         ;
;         |mux21:inst20                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst20                                         ;
;         |mux21:inst21                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst21                                         ;
;         |mux21:inst22                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst22                                         ;
;         |mux21:inst23                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst23                                         ;
;         |mux21:inst24                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst24                                         ;
;         |mux21:inst25                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst25                                         ;
;         |mux21:inst26                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst26                                         ;
;         |mux21:inst27                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst27                                         ;
;         |mux21:inst28                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst28                                         ;
;         |mux21:inst29                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst29                                         ;
;         |mux21:inst30                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst30                                         ;
;         |mux21:inst31                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst32|mux21:inst31                                         ;
;     |mux21_5:inst33                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_5:inst33                                                       ;
;         |mux21:inst1                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_5:inst33|mux21:inst1                                           ;
;         |mux21:inst2                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_5:inst33|mux21:inst2                                           ;
;         |mux21:inst3                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_5:inst33|mux21:inst3                                           ;
;         |mux21:inst4                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_5:inst33|mux21:inst4                                           ;
;     |mux21_32:inst34                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34                                                      ;
;         |mux21:inst                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst                                           ;
;         |mux21:inst1                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst1                                          ;
;         |mux21:inst2                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst2                                          ;
;         |mux21:inst3                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst3                                          ;
;         |mux21:inst4                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst4                                          ;
;         |mux21:inst5                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst5                                          ;
;         |mux21:inst6                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst6                                          ;
;         |mux21:inst7                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst7                                          ;
;         |mux21:inst8                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst8                                          ;
;         |mux21:inst9                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst9                                          ;
;         |mux21:inst10                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst10                                         ;
;         |mux21:inst11                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst11                                         ;
;         |mux21:inst12                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst12                                         ;
;         |mux21:inst13                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst13                                         ;
;         |mux21:inst14                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst14                                         ;
;         |mux21:inst15                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst15                                         ;
;         |mux21:inst16                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst16                                         ;
;         |mux21:inst17                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst17                                         ;
;         |mux21:inst18                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst18                                         ;
;         |mux21:inst19                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst19                                         ;
;         |mux21:inst20                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst20                                         ;
;         |mux21:inst21                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst21                                         ;
;         |mux21:inst22                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst22                                         ;
;         |mux21:inst23                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst23                                         ;
;         |mux21:inst24                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst24                                         ;
;         |mux21:inst25                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst25                                         ;
;         |mux21:inst26                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst26                                         ;
;         |mux21:inst27                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst27                                         ;
;         |mux21:inst28                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst28                                         ;
;         |mux21:inst29                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst29                                         ;
;         |mux21:inst30                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst30                                         ;
;         |mux21:inst31                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux21_32:inst34|mux21:inst31                                         ;
;     |IF_ID:inst999                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999                                                        ;
;         |register32e:inst                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|register32e:inst                                       ;
;         |register32e:inst3                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|register32e:inst3                                      ;
;         |mux21_32:inst4                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4                                         ;
;             |mux21:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst                              ;
;             |mux21:inst1                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst1                             ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst2                             ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst3                             ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst5                             ;
;             |mux21:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst6                             ;
;             |mux21:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst7                             ;
;             |mux21:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst11                            ;
;             |mux21:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst12                            ;
;             |mux21:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst13                            ;
;             |mux21:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst15                            ;
;             |mux21:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst16                            ;
;             |mux21:inst17                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst17                            ;
;             |mux21:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst18                            ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst21                            ;
;             |mux21:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst22                            ;
;             |mux21:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst23                            ;
;             |mux21:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst26                            ;
;             |mux21:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst27                            ;
;             |mux21:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst28                            ;
;             |mux21:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst4|mux21:inst29                            ;
;         |mux21_32:inst5                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5                                         ;
;             |mux21:inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst                              ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst2                             ;
;             |mux21:inst3                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst3                             ;
;             |mux21:inst4                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst4                             ;
;             |mux21:inst5                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst5                             ;
;             |mux21:inst6                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst6                             ;
;             |mux21:inst7                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst7                             ;
;             |mux21:inst8                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst8                             ;
;             |mux21:inst9                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst9                             ;
;             |mux21:inst10                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst10                            ;
;             |mux21:inst11                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst11                            ;
;             |mux21:inst12                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst12                            ;
;             |mux21:inst13                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst13                            ;
;             |mux21:inst14                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst14                            ;
;             |mux21:inst15                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst15                            ;
;             |mux21:inst16                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst16                            ;
;             |mux21:inst17                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst17                            ;
;             |mux21:inst18                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst18                            ;
;             |mux21:inst19                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst19                            ;
;             |mux21:inst20                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst20                            ;
;             |mux21:inst21                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst21                            ;
;             |mux21:inst22                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst22                            ;
;             |mux21:inst23                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst23                            ;
;             |mux21:inst24                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst24                            ;
;             |mux21:inst25                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst25                            ;
;             |mux21:inst26                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst26                            ;
;             |mux21:inst27                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst27                            ;
;             |mux21:inst28                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst28                            ;
;             |mux21:inst29                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst29                            ;
;             |mux21:inst30                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst30                            ;
;             |mux21:inst31                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|IF_ID:inst999|mux21_32:inst5|mux21:inst31                            ;
;     |mux31_32:inst1111                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111                                                    ;
;         |mux31:inst                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst                                         ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst|mux21:inst2                             ;
;         |mux31:inst1                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst1                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst1|mux21:inst2                            ;
;         |mux31:inst2                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst2                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst2|mux21:inst2                            ;
;         |mux31:inst3                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst3                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst3|mux21:inst2                            ;
;         |mux31:inst5                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst5                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst5|mux21:inst2                            ;
;         |mux31:inst6                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst6                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst6|mux21:inst2                            ;
;         |mux31:inst8                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst8                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst8|mux21:inst2                            ;
;         |mux31:inst9                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst9                                        ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst9|mux21:inst2                            ;
;         |mux31:inst10                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst10                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst10|mux21:inst2                           ;
;         |mux31:inst11                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst11                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst11|mux21:inst2                           ;
;         |mux31:inst12                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst12                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst12|mux21:inst2                           ;
;         |mux31:inst13                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst13                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst13|mux21:inst2                           ;
;         |mux31:inst14                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst14                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst14|mux21:inst2                           ;
;         |mux31:inst15                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst15                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst15|mux21:inst2                           ;
;         |mux31:inst16                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst16                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst16|mux21:inst2                           ;
;         |mux31:inst18                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst18                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst18|mux21:inst2                           ;
;         |mux31:inst19                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst19                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst19|mux21:inst2                           ;
;         |mux31:inst20                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst20                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst20|mux21:inst2                           ;
;         |mux31:inst21                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst21                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst21|mux21:inst2                           ;
;         |mux31:inst22                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst22                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst22|mux21:inst2                           ;
;         |mux31:inst23                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst23                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst23|mux21:inst2                           ;
;         |mux31:inst24                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst24                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst24|mux21:inst2                           ;
;         |mux31:inst26                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst26                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst26|mux21:inst2                           ;
;         |mux31:inst27                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst27                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst27|mux21:inst2                           ;
;         |mux31:inst28                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst28                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst28|mux21:inst2                           ;
;         |mux31:inst29                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst29                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst29|mux21:inst2                           ;
;         |mux31:inst30                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst30                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst30|mux21:inst2                           ;
;         |mux31:inst31                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst31                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst31|mux21:inst2                           ;
;         |mux31:inst32                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst32                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst32|mux21:inst2                           ;
;         |mux31:inst33                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst33                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst33|mux21:inst2                           ;
;         |mux31:inst34                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst34                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst34|mux21:inst2                           ;
;         |mux31:inst35                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst35                                       ;
;             |mux21:inst2                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |CPU_pipeline|mux31_32:inst1111|mux31:inst35|mux21:inst2                           ;
+----------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain             ;
+-----------------+-----------------------+--------------------------+
; Clock Domain    ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+-----------------+-----------------------+--------------------------+
; No clock domain ; 0.00                  ; 0.00                     ;
+-----------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCINT         ; 75.21 mA                ; 0.00 mA                   ; 75.21 mA                 ; 75.21 mA                         ;
; VCCIO          ; 10.71 mA                ; 0.00 mA                   ; 10.71 mA                 ; 10.71 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1        ; 3.3V          ; 1.16 mA             ; 0.00 mA               ; 1.16 mA              ;
; 2        ; 3.3V          ; 1.32 mA             ; 0.00 mA               ; 1.32 mA              ;
; 3        ; 3.3V          ; 1.57 mA             ; 0.00 mA               ; 1.57 mA              ;
; 4        ; 3.3V          ; 1.72 mA             ; 0.00 mA               ; 1.72 mA              ;
; 5        ; 3.3V          ; 1.37 mA             ; 0.00 mA               ; 1.37 mA              ;
; 6        ; 3.3V          ; 1.15 mA             ; 0.00 mA               ; 1.15 mA              ;
; 7        ; 3.3V          ; 1.21 mA             ; 0.00 mA               ; 1.21 mA              ;
; 8        ; 3.3V          ; 1.21 mA             ; 0.00 mA               ; 1.21 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 3.3V          ; 10.71 mA                ; 0.00 mA                   ; 10.71 mA                 ; 10.71 mA                         ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                           ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin         ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Vectorless estimation                                                                  ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 4293 (99.9%) ; 129 (97.0%) ; 1659 (100.0%) ; 2505 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 7 (0.2%)     ; 6 (4.5%)    ; 0 (0.0%)      ; 1 (0.0%)      ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 4293 (99.9%) ; 129 (97.0%) ; 1659 (100.0%) ; 2505 (100.0%) ;
;                                                                                        ;              ;             ;               ;               ;
; Default assignment                                                                     ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 4 (0.1%)     ; 4 (3.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Assumed 0                                                                              ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 4 (0.1%)     ; 4 (3.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------+
; PowerPlay Power Analyzer Messages ;
+-----------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit PowerPlay Power Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 06 21:07:31 2025
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off lab6 -c lab6
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332068): No clocks defined in design.
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Warning (218001): Found 128 output pins without output pin load capacitance assignment
    Warning (218002): Pin "ALUresult[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "ALUresult[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "Instruction_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "PC_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
    Warning (218002): Pin "WriteData[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 125.60 mW
Info: Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 4606 megabytes
    Info: Processing ended: Sat Dec 06 21:07:34 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


