#ifndef M2sExt_HW_PLATFORM_H_
#define M2sExt_HW_PLATFORM_H_
/*****************************************************************************
*
*Created by Microsemi SmartDesign  Fri Sep 09 17:13:50 2016
*
*Memory map specification for peripherals in M2sExt
*/

/*-----------------------------------------------------------------------------
* CM3 subsystem memory map
* Master(s) for this subsystem: CM3 
*---------------------------------------------------------------------------*/
#define COREI2C_0_0                     0x50000000U
#define COREI2C_0_1                     0x50001000U
#define COREI2C_0_2                     0x50002000U
#define COREI2C_0_3                     0x50003000U
#define COREI2C_0_4                     0x50004000U
#define COREI2C_0_5                     0x50005000U
#define COREI2C_0_6                     0x50006000U
#define COREI2C_0_7                     0x50007000U
#define COREI2C_0_8                     0x50008000U
#define COREI2C_0_9                     0x50009000U
#define CORESPI_0_0                     0x5000A000U
#define CORESPI_0_1                     0x5000B000U
#define CORESPI_0_2                     0x5000C000U
#define CORESPI_0_3                     0x5000D000U
#define CORESPI_0_4                     0x5000E000U
#define CORESPI_0_5                     0x5000F000U
#define CORESPI_0_6                     0x51000000U
#define CORESPI_0_7                     0x51001000U
#define COREUARTAPB_0_0                 0x51002000U
#define COREUARTAPB_0_1                 0x51003000U
#define COREUARTAPB_0_2                 0x51004000U
#define COREUARTAPB_0_3                 0x51005000U
#define COREUARTAPB_0_4                 0x51006000U
#define COREUARTAPB_0_5                 0x51007000U
#define COREUARTAPB_0_6                 0x51008000U
#define COREUARTAPB_0_7                 0x51009000U
#define COREUARTAPB_0_8                 0x5100A000U
#define COREUARTAPB_0_9                 0x5100B000U
#define COREPWM_0_0                     0x5100C000U
#define COREGPIO_0_0                    0x5100D000U
#define COREINTERRUPT_0                 0x5100E000U


#endif /* M2sExt_HW_PLATFORM_H_*/
