Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jan 13 17:37:45 2024
| Host         : CYHS-LENOVO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           17 |
| No           | No                    | Yes                    |              66 |           23 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |             364 |          110 |
| Yes          | No                    | Yes                    |             439 |          172 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------------------------+---------------------------+------------------+----------------+
|                 Clock Signal                 |                           Enable Signal                          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------------------------+------------------------------------------------------------------+---------------------------+------------------+----------------+
|  wrapper1/ARM1/FtoD1/FPUOpE_reg_0            |                                                                  |                           |                1 |              1 |
|  wrapper1/ARM1/FtoD1/FlagWE_reg[1]           |                                                                  | wrapper1/ARM1/FtoD1/AR[1] |                1 |              1 |
|  wrapper1/ARM1/FtoD1/ALUControlE_reg[1]_0[0] |                                                                  | wrapper1/ARM1/FtoD1/AR[0] |                1 |              1 |
|  wrapper1/ARM1/FtoD1/ALUControlE_reg[1]_0[1] |                                                                  | wrapper1/ARM1/FtoD1/AR[1] |                1 |              1 |
|  CLK_undiv_IBUF_BUFG                         |                                                                  | RESET_IBUF                |                7 |             18 |
|  CLK_undiv_IBUF_BUFG                         | sel                                                              | RESET_IBUF                |                6 |             23 |
|  CLK_undiv_IBUF_BUFG                         | seven_seg_enable_reg_n_0                                         | RESET_IBUF                |                7 |             24 |
|  CLK_BUFG                                    | wrapper1/ARM1/FPU1/adder1/add/sum_reg[0][0]                      |                           |                5 |             32 |
|  CLK_BUFG                                    | wrapper1/ARM1/FPU1/adder1/cas/E[0]                               |                           |                6 |             32 |
|  CLK_BUFG                                    | wrapper1/ARM1/FPU1/adder1/normalise/mantissa_final[23]_i_1_n_0   |                           |                5 |             32 |
|  CLK_BUFG                                    | wrapper1/ARM1/DtoE1/sel                                          | RESET_IBUF                |                9 |             32 |
|  CLK_BUFG                                    | wrapper1/ARM1/FPU1/adder1/R_Result_reg[0][0]                     | RESET_IBUF                |               11 |             32 |
|  CLK_BUFG                                    |                                                                  |                           |               16 |             45 |
|  CLK_BUFG                                    |                                                                  | RESET_IBUF                |               16 |             48 |
|  CLK_BUFG                                    | wrapper1/ARM1/FPU1/adder1/cas/cas_shifted_mantissa_2[22]_i_1_n_0 |                           |               32 |             54 |
|  CLK_BUFG                                    | wrapper1/ARM1/FPU1/adder1/cas/tmp_new_exponent_reg[0][0]         |                           |               17 |             56 |
|  CLK_BUFG                                    | wrapper1/ARM1/DtoE1/PCPlus4D_reg[0][0]                           | RESET_IBUF                |               22 |             61 |
|  CLK_BUFG                                    | wrapper1/ARM1/DtoE1/exponent_2_reg[7][0]                         |                           |               21 |             62 |
|  CLK_BUFG                                    | wrapper1/ARM1/DtoE1/E[0]                                         |                           |               24 |             96 |
| ~CLK_BUFG                                    | wrapper1/ARM1/MtoW1/mantissa_prod0__0                            |                           |               12 |             96 |
|  CLK_BUFG                                    | wrapper1/ARM1/DtoE1/SrcAE[31]_i_1_n_0                            | RESET_IBUF                |               39 |            122 |
|  CLK_BUFG                                    | wrapper1/ARM1/EtoM1/p_0_in1_out                                  |                           |               32 |            128 |
|  CLK_BUFG                                    | wrapper1/ARM1/DtoE1/MemtoRegW_reg[0]                             | RESET_IBUF                |               78 |            145 |
+----------------------------------------------+------------------------------------------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 16+    |                    19 |
+--------+-----------------------+


