# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"loop_back_tb_time_synth.v" \
"../../../../../SPI_V0.srcs/sim_1/imports/new/loop_back_tb.v" \

# Do not sort compile order
nosort
