

================================================================
== Vivado HLS Report for 'read_stream_32_256_s'
================================================================
* Date:           Thu Dec  9 11:54:36 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 0.710 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 9 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i1 } %empty, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 10 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i1 } %empty, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 11 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i1 } %empty, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 12 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_data_V_read_2 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %acc_data_V_read)"   --->   Operation 14 'read' 'acc_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @llvm.part.set.i256.i32(i256 %acc_data_V_read_2, i32 %tmp_data_V, i32 0, i32 31)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 15 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i4 %tmp_keep_V to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 16 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %1" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 18 'read' 'empty_8' <Predicate = (!tmp_last_V)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i1 } %empty_8, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 19 'extractvalue' 'tmp_data_V_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i32, i4, i1 } %empty_8, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 20 'extractvalue' 'tmp_keep_V_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i32, i4, i1 } %empty_8, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 21 'extractvalue' 'tmp_last_V_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_s, i32 %tmp_data_V_1, i32 32, i32 63)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 22 'partset' 'p_Result_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i8 %tmp to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 24 'zext' 'zext_ln414_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_1, label %.loopexit, label %2" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 25 'br' <Predicate = (!tmp_last_V)> <Delay = 0.70>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 26 'read' 'empty_9' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i1 } %empty_9, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 27 'extractvalue' 'tmp_data_V_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i32, i4, i1 } %empty_9, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 28 'extractvalue' 'tmp_keep_V_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i32, i4, i1 } %empty_9, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 29 'extractvalue' 'tmp_last_V_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s_10 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_1, i32 %tmp_data_V_2, i32 64, i32 95)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 30 'partset' 'p_Result_s_10' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4(i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i12 %tmp_1 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 32 'zext' 'zext_ln414_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_2, label %.loopexit, label %3" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 33 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.70>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_11 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 34 'read' 'empty_11' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i32, i4, i1 } %empty_11, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 35 'extractvalue' 'tmp_data_V_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i32, i4, i1 } %empty_11, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 36 'extractvalue' 'tmp_keep_V_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i32, i4, i1 } %empty_11, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 37 'extractvalue' 'tmp_last_V_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_3 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_s_10, i32 %tmp_data_V_3, i32 96, i32 127)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 38 'partset' 'p_Result_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i16 %tmp_2 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 40 'zext' 'zext_ln414_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_3, label %.loopexit, label %4" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 41 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.70>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_12 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 42 'read' 'empty_12' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i32, i4, i1 } %empty_12, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 43 'extractvalue' 'tmp_data_V_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = extractvalue { i32, i4, i1 } %empty_12, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 44 'extractvalue' 'tmp_keep_V_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i32, i4, i1 } %empty_12, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 45 'extractvalue' 'tmp_last_V_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_4 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_3, i32 %tmp_data_V_4, i32 128, i32 159)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 46 'partset' 'p_Result_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4(i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 47 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln414_4 = zext i20 %tmp_3 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 48 'zext' 'zext_ln414_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_4, label %.loopexit, label %5" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 49 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.70>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_13 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 50 'read' 'empty_13' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i32, i4, i1 } %empty_13, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 51 'extractvalue' 'tmp_data_V_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_keep_V_5 = extractvalue { i32, i4, i1 } %empty_13, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 52 'extractvalue' 'tmp_keep_V_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = extractvalue { i32, i4, i1 } %empty_13, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 53 'extractvalue' 'tmp_last_V_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_5 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_4, i32 %tmp_data_V_5, i32 160, i32 191)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 54 'partset' 'p_Result_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_BitConcatenate.i24.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 55 'bitconcatenate' 'tmp_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln414_5 = zext i24 %tmp_4 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 56 'zext' 'zext_ln414_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_5, label %.loopexit, label %6" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 57 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.70>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_14 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 58 'read' 'empty_14' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i32, i4, i1 } %empty_14, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 59 'extractvalue' 'tmp_data_V_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_keep_V_6 = extractvalue { i32, i4, i1 } %empty_14, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 60 'extractvalue' 'tmp_keep_V_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_last_V_6 = extractvalue { i32, i4, i1 } %empty_14, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 61 'extractvalue' 'tmp_last_V_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_6 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_5, i32 %tmp_data_V_6, i32 192, i32 223)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 62 'partset' 'p_Result_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i28 @_ssdm_op_BitConcatenate.i28.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_6, i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 63 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln414_6 = zext i28 %tmp_5 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 64 'zext' 'zext_ln414_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_6, label %.loopexit, label %7" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 65 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.70>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_15 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 66 'read' 'empty_15' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i32, i4, i1 } %empty_15, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 67 'extractvalue' 'tmp_data_V_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_keep_V_7 = extractvalue { i32, i4, i1 } %empty_15, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 68 'extractvalue' 'tmp_keep_V_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = extractvalue { i32, i4, i1 } %empty_15, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 69 'extractvalue' 'tmp_last_V_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_7 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_data_V_7, i32 %tmp_data_V_6, i32 %tmp_data_V_5, i32 %tmp_data_V_4, i32 %tmp_data_V_3, i32 %tmp_data_V_2, i32 %tmp_data_V_1, i32 %tmp_data_V)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 70 'bitconcatenate' 'p_Result_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_7, i4 %tmp_keep_V_6, i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 71 'bitconcatenate' 'p_Result_2_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.70ns)   --->   "br label %.loopexit" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 72 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.70>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%acc_keep_V_1 = phi i32 [ %zext_ln414, %0 ], [ %zext_ln414_1, %1 ], [ %zext_ln414_2, %2 ], [ %zext_ln414_3, %3 ], [ %zext_ln414_4, %4 ], [ %zext_ln414_5, %5 ], [ %zext_ln414_6, %6 ], [ %p_Result_2_7, %7 ]" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 73 'phi' 'acc_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%acc_data_V_1 = phi i256 [ %p_Result_s, %0 ], [ %p_Result_1, %1 ], [ %p_Result_s_10, %2 ], [ %p_Result_3, %3 ], [ %p_Result_4, %4 ], [ %p_Result_5, %5 ], [ %p_Result_6, %6 ], [ %p_Result_7, %7 ]" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 74 'phi' 'acc_data_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%acc_last_V_write_assign = phi i1 [ true, %0 ], [ true, %1 ], [ true, %2 ], [ true, %3 ], [ true, %4 ], [ true, %5 ], [ true, %6 ], [ %tmp_last_V_7, %7 ]"   --->   Operation 75 'phi' 'acc_last_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i256, i32, i1 } undef, i256 %acc_data_V_1, 0" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 76 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i256, i32, i1 } %mrv, i32 %acc_keep_V_1, 1" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 77 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i256, i32, i1 } %mrv_1, i1 %acc_last_V_write_assign, 2" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 78 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "ret { i256, i32, i1 } %mrv_2" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)

 <State 3>: 0.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)

 <State 4>: 0.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)

 <State 5>: 0.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)

 <State 6>: 0.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)

 <State 7>: 0.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)

 <State 8>: 0.71ns
The critical path consists of the following:
	axis read on port 's_axis_V_data_V' (../finn_rtl_krnl_final_cmodel.cpp:36) [69]  (0 ns)
	multiplexor before 'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0.71 ns)
	'phi' operation ('acc_keep_V_1', ../finn_rtl_krnl_final_cmodel.cpp:38) with incoming values : ('zext_ln414', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_1', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_2', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_3', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_4', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_5', ../finn_rtl_krnl_final_cmodel.cpp:38) ('zext_ln414_6', ../finn_rtl_krnl_final_cmodel.cpp:38) ('p_Result_2_7', ../finn_rtl_krnl_final_cmodel.cpp:38) [77]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
