
[{"content":"","date":"23 December 2024","externalUrl":null,"permalink":"/tags/note/","section":"Tags","summary":"","title":"Note","type":"tags"},{"content":"","date":"23 December 2024","externalUrl":null,"permalink":"/posts/","section":"Posts","summary":"","title":"Posts","type":"posts"},{"content":"","date":"23 December 2024","externalUrl":null,"permalink":"/tags/","section":"Tags","summary":"","title":"Tags","type":"tags"},{"content":"","date":"23 December 2024","externalUrl":null,"permalink":"/tags/tech/","section":"Tags","summary":"","title":"Tech","type":"tags"},{"content":"PCBè®¾è®¡å¸ˆåªKnow How, ä¸èƒ½Know Whyã€‚ DDR åœ°å€çº¿\n","date":"23 December 2024","externalUrl":null,"permalink":"/posts/%E4%BB%8Emc%E8%A7%92%E5%BA%A6%E7%9C%8B%E7%9C%8Bsdram%E7%9A%84phy%E6%8E%A5%E5%8F%A3-%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E8%BF%99%E6%A0%B7%E8%AE%BE%E8%AE%A1/%E4%BB%8Emc%E8%A7%92%E5%BA%A6%E7%9C%8B%E7%9C%8Bsdram%E7%9A%84phy%E6%8E%A5%E5%8F%A3-%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E8%BF%99%E6%A0%B7%E8%AE%BE%E8%AE%A1/","section":"Posts","summary":"","title":"ä»MCè§’åº¦çœ‹çœ‹SDRAMçš„PHYæ¥å£-ä¸ºä»€ä¹ˆè¦è¿™æ ·è®¾è®¡","type":"posts"},{"content":"ä¸€ä¸ªåˆ†äº«IC/FPGA/ç¼–ç¨‹/ç¡¬ä»¶ç­‰åŸåˆ›å†…å®¹çš„åšå®¢ ","date":"23 December 2024","externalUrl":null,"permalink":"/","section":"æ¬¢è¿æ¥åˆ°LNmintçš„åšå®¢","summary":"","title":"æ¬¢è¿æ¥åˆ°LNmintçš„åšå®¢","type":"page"},{"content":"","date":"16 December 2024","externalUrl":null,"permalink":"/tags/ecc/","section":"Tags","summary":"","title":"ECC","type":"tags"},{"content":"","date":"16 December 2024","externalUrl":null,"permalink":"/tags/fec/","section":"Tags","summary":"","title":"FEC","type":"tags"},{"content":"çº é”™åœ¨è®¡ç®—æœºä½“ç³»ä¸­éå¸¸å¸¸è§, åœ¨ä¼ è¾“è¿‡ç¨‹ä¸­ä»¥åŠå­˜å‚¨è¿‡ç¨‹ä¸­éƒ½æœ‰å¯èƒ½äº§ç”Ÿé”™è¯¯, è¿™å…¶å®éå¸¸å¸¸è§ã€‚ä¾‹å¦‚, å¯¹äºNAND Flashç±»å‹çš„å­˜å‚¨ä»‹è´¨(SD, EMMC, SSDç­‰éƒ½å±ä¸è¿™ä¸€ç±»å‹), é€šè¿‡åœ¨æµ®åŠ¨æ …æ(floating gate)ä¸­å­˜å‚¨ç”µå­æ¥ä»£è¡¨0å’Œ1, åœ¨è¿›è¡Œå†™æˆ–æ“¦é™¤ç­‰æ“ä½œæ—¶, ç”µå­ä¼šç©¿è¿‡æµ®åŠ¨æ …æ, è€Œæµ®åŠ¨æ …ææœ‰ä¸ªç¼ºé™·, åœ¨ç”µå­åå¤ç©¿è¿‡Floating Gateå, ç”µå­å­˜å‚¨çš„èƒ½åŠ›å˜å¼±, é‚£ä¹ˆæ‰€ä»£è¡¨çš„0å’Œ1å°†ä¸å†å¯é ! æˆ‘ä»¬å¯ä»¥é€šè¿‡çº é”™ç®—æ³•æ¥ä¿è¯æ•°æ®æ­£ç¡®, æˆ–ç£¨æŸå¹³è¡¡çš„ç®—æ³•æœºåˆ¶æ¥æé«˜æ•´ä¸ªå­˜å‚¨ä»‹è´¨çš„å¯¿å‘½å’Œå¯é æ€§ã€‚å½“ç„¶æˆ‘ä»¬è¿™é‡Œä¸ä»‹ç»ç£¨æŸå¹³è¡¡ã€‚\né‚£ä¹ˆ, å¸¸ç”¨çš„çº é”™ç®—æ³•æœ‰å“ªäº›å‘¢:\nECC #\råœ¨æ­£å¼ä»‹ç»ECCä¹‹å‰, æˆ‘ä»¬å…ˆæ¥çœ‹çœ‹Check Sum(æ ¡éªŒå’Œ)ã€‚Check Sumæ˜¯ä¸€ç§æ£€é”™æœºåˆ¶, è¿™ä¸ªéå¸¸ç®€å•, åº”ç”¨ä¹Ÿéå¸¸å¹¿, ä¾‹å¦‚ç»å…¸çš„UARTåè®®ä¸­8bitæ•°æ®åå¯ä»¥é™„1bitæ ¡éªŒå’Œ, åˆ†ä¸ºå¥‡æ ¡éªŒå’Œå¶æ ¡éªŒã€‚\nåœ¨UARTä¸­Check Sumå¯ä»¥æ£€æŸ¥å‡º8bitä¸­çš„1bitè¯¯ç ã€‚ä½†è¿™åªæ˜¯æ£€é”™, æˆ‘ä»¬æ— æ³•çŸ¥é“8bitä¸­å“ªä¸€ä¸ªåœ°å€æ˜¯é”™çš„ã€‚è¯•æƒ³ä¸€ä¸‹, å¦‚æœæ¯1bit dataéƒ½æœ‰1bit Check, é‚£å°±å¯ä»¥å®Œæˆçº é”™äº†!\nä½†è¿™æ ·å¤ªå‚»äº†, è¿™ä¸å°±ç›¸å½“äºå¤åˆ¶äº†ä¸€ä»½å—, æ•ˆç‡ç›´æ¥ç äº†ä¸€åŠ?\né‚£ä¹ˆECCæ˜¯æ€ä¹ˆåšçš„å‘¢, æˆ‘ä»¬æ‹¿ä¸€å¼ å¸¦ECCçš„å†…å­˜æ¡çœ‹çœ‹, å›¾ä¸­æ˜¯ä¸€ä¸ªå¸¦ECCçš„DDRå†…å­˜æ¡, å¯ä»¥çœ‹åˆ°å…±ä½¿ç”¨äº†9ä¸ª8bitä½å®½çš„SDRAMå†…å­˜é¢—ç²’, ä¹Ÿå°±æ˜¯æ€»å…±72bitä½å®½, å…¶ä¸­64bitç”¨äºæ•°æ®, 8bitç”¨äºECCã€‚\nECCæ˜¯å¦‚ä½•ç”¨8bitæ¥å®Œæˆ64bitæ•°æ®çš„çº é”™çš„ã€‚è¿™å…¶å®å¾ˆå¥½ç†è§£, æˆ‘ä»¬åªéœ€è¦çŸ¥é“æ˜¯å“ªä¸ªbitå‡ºé”™, é‚£ä¹ˆ8bitå¯ä»¥åŒ…å«çš„åœ°å€ä¿¡æ¯å°±æ˜¯2^8=64ä¸ªã€‚\nå½“ç„¶, çœŸæ­£çš„ECCè¿œä¸æ­¢è¿™äº›, è¦çœŸæ­£ä½¿ç”¨, è¿˜éœ€è¦è€ƒè™‘å¦‚ä½•è®¡ç®—, èƒ½å¦åœ¨å’ŒdataåŒä¸€æ‹æ—¶é’Ÿç»™Memory Controller, æ€ä¹ˆè®¡ç®—æ•ˆç‡é«˜, ç”¨çš„èµ„æºå°‘ã€‚æˆ‘ä»¬å…ˆæŒ‰ä¸‹ä¸è¡¨ã€‚\né‚£ä¹ˆåŸºäºä¸Šé¢çš„æƒ…å†µ, æˆ‘ä»¬æ·±å…¥ä¸€ä¸‹:\næœ‰æ²¡æœ‰å¯èƒ½æ•°æ®æ˜¯å¯¹çš„, ä½†æ˜¯Check Sumç®—é”™äº†å‘¢!!!? æ­¤æ—¶æˆ‘è¯¥ç›¸ä¿¡è°? é‚£å¦‚æœæ˜¯2bité”™è¯¯å‘¢, ä¸Šè¿°åˆ©ç”¨Check Sumå°±æ— èƒ½ä¸ºåŠ›äº†ã€‚ FEC #\rFECä¹Ÿå°±æ˜¯å‰å‘çº é”™,\n","date":"16 December 2024","externalUrl":null,"permalink":"/posts/%E5%87%A0%E7%A7%8D%E7%BA%A0%E9%94%99%E7%AE%97%E6%B3%95/%E5%87%A0%E7%A7%8D%E7%BA%A0%E9%94%99%E7%AE%97%E6%B3%95/","section":"Posts","summary":"","title":"å‡ ç§çº é”™ç®—æ³•","type":"posts"},{"content":"","date":"16 December 2024","externalUrl":null,"permalink":"/tags/%E7%AE%97%E6%B3%95/","section":"Tags","summary":"","title":"ç®—æ³•","type":"tags"},{"content":"","date":"16 December 2024","externalUrl":null,"permalink":"/tags/%E7%BA%A0%E9%94%99/","section":"Tags","summary":"","title":"çº é”™","type":"tags"},{"content":"","date":"11 December 2024","externalUrl":null,"permalink":"/tags/verilog/","section":"Tags","summary":"","title":"Verilog","type":"tags"},{"content":"\rå…³äºçŠ¶æ€æœº #\rä½œä¸ºHDLçš„æœ€åŸºç¡€çŸ¥è¯†ï¼ŒçŠ¶æ€æœºæ— ç–‘æ˜¯éå¸¸é‡è¦çš„ã€‚ æˆ‘ä»¬å¹³æ—¶å¯èƒ½ä¼šç¢°åˆ°å¾ˆå¤šçŠ¶æ€æœºï¼Œä¾‹å¦‚ä»ç®€å•çš„patternæ£€æµ‹ï¼Œåˆ°PCIeçš„LTSSMï¼Œå…¶å®æœ¬è´¨æ˜¯ä¸€æ ·çš„ï¼Œå¥½çš„çŠ¶æ€æœºæ¸…æ™°æ˜äº†ï¼Œä¹Ÿæ˜¯æˆ‘ä»¬debugçš„åˆ©å™¨ï¼›å·®çš„çŠ¶æ€æœºå„æœ‰åƒç§‹ï¼Œå¯ä»¥è®©è®¾è®¡è€…è½æ³ªï¼Œä¹Ÿå¯ä»¥è®©ä½¿ç”¨è€…çº¢æ¸©ã€‚ é‚£ä¹ˆï¼Œå¦‚ä½•å†™ä¸€ä¸ªçŠ¶æ€æœºå‘¢ï¼Ÿ\né¦–å…ˆæˆ‘ä»¬è¦æ˜ç™½ä¸ºä»€ä¹ˆè¦æœ‰çŠ¶æ€æœºã€‚ ç­”æ¡ˆå¾ˆç®€å•ï¼Œä¸ºäº†é¡ºåºæ‰§è¡Œï¼\nå¦‚æœæ²¡æœ‰çŠ¶æ€æœºï¼Œæˆ‘å¯ä»¥æ€ä¹ˆå†™å‘¢ï¼š if ï¼ˆaï¼‰ else ifï¼ˆbï¼‰ else if ï¼ˆcï¼‰ æ˜¯çš„ï¼Œè¿™æ ·å°±å®Œæˆäº†ç®€å•çš„é¡ºåºæ§åˆ¶ï¼Œbä¾èµ–aï¼Œcä¾èµ–bï¼Œä¸€å±‚ä¸€å±‚ä¼ é€’ï¼Œè¿™æ ·å¯ä»¥å—ï¼Ÿå½“ç„¶å¯ä»¥ï¼è®¾è®¡æ˜¯ä¸ºç»“æœæœåŠ¡çš„ï¼Œå¯¹äºç®€å•çš„è®¾è®¡æ¥è¯´ï¼Œè¿™å°±å¾ˆæ˜äº†äº†ã€‚ä½†ç¨å¾®å¤æ‚ä¸€ç‚¹ï¼Œè¿™å°±ä¸å¤Ÿçœ‹äº†ï¼Œé€»è¾‘ä¼šè¶ŠåµŒå¥—è¶Šå¤šï¼Œå¹¶ä¸”ä»–ä»¬ä¹‹é—´éƒ½æ˜¯è€¦åˆçš„ï¼å¾ˆå®¹æ˜“å‡ºé”™ï¼\nå¥½äº†ï¼Œæˆ‘ä»¬ä»‹ç»æ­£ç»çš„çŠ¶æ€æœºäº†ã€‚æŒ‰ç…§æ•™ç§‘ä¹¦çš„è¯´æ³•ï¼Œä¸€èˆ¬çŠ¶æ€æœºåˆ†ä¸ºMooreçŠ¶æ€æœºå’ŒMealyçŠ¶æ€æœºã€‚ MooreçŠ¶æ€æœºï¼šè¾“å‡ºä»…ä»…ä¸å½“å‰çŠ¶æ€æœ‰å…³ï¼› MealyçŠ¶æ€æœºï¼šè¾“å‡ºä¸ä»…å–å†³äºå½“å‰çŠ¶æ€ï¼Œè¿˜å’Œè¾“å…¥æœ‰å…³ï¼› å¥½å®¶ä¼™ï¼Œä¸€ä¸Šæ¥å°±æ•´ä¸¤åè¯ã€‚ä½†æ˜¯è¿™ä¸ªæ›´ä¸é‡è¦ï¼Œå¤§å¤šæ•°æƒ…å†µä¸‹æˆ‘ä»¬ä¸éœ€è¦ç ”ç©¶æˆ‘ä»¬å†™çš„æ˜¯å“ªç§ã€‚\né‚£ä¹ˆï¼Œæœ€å…³é”®çš„ï¼Œæ ¹æ®å†™æ³•ï¼Œæˆ‘ä»¬å¯ä»¥æ¦‚æ‹¬ä¸ºï¼š ä¸€æ®µå¼ ä¸¤æ®µå¼ ä¸‰æ®µå¼ è¿™æ‰æ˜¯çœŸæ­£ç®€ä»‹ï¼Œè§æ–‡ç”Ÿä¹‰ï¼Œä¸”å®ç”¨çš„å‘½åï¼\n","date":"11 December 2024","externalUrl":null,"permalink":"/posts/rtl%E5%9F%BA%E7%A1%80%E4%B9%8B-%E7%8A%B6%E6%80%81%E6%9C%BA/%E5%85%B3%E4%BA%8E%E7%8A%B6%E6%80%81%E6%9C%BA/","section":"Posts","summary":"","title":"å…³äºçŠ¶æ€æœº","type":"posts"},{"content":"\rPCIe #\rSource: Kindle\nğŸ“’ æœ¬ä¹¦æ€»ç»“ #\rPCIE\nPCIeå±‚çº§æ¶æ„\nå¤ä½\nhttps://adaptivesupport.amd.com/s/question/0D52E00006hpaAbSAI/pci-express-wake-and-perst?language=en_US\nå¤ä½æ—¶åºå’Œæœ€å°å¤ä½æ—¶é—´\nTraining\nåœ¨ç³»ç»Ÿå¤ä½åï¼Œä¼šè‡ªåŠ¨è¿›è¡Œé“¾è·¯è®­ç»ƒï¼Œä»¥è¾¾æˆä»¥ä¸‹ç›®æ ‡ï¼šä½é”å®šï¼ˆBit Lockï¼‰ã€å­—ç¬¦é”å®šï¼ˆSymbol Lockï¼ŒGen1 \u0026amp; Gen2 Onlyï¼‰ã€å—é”å®šï¼ˆBlock Lockï¼ŒGen3 Onlyï¼‰ã€ç¡®å®šé“¾è·¯å®½åº¦ï¼ˆLink Widthï¼‰ã€é€šé“ä½ç½®ç¿»è½¬ï¼ˆLane Reversalï¼‰ã€ä¿¡å·ææ€§ç¿»è½¬ï¼ˆPolarity Inversionï¼‰ã€ç¡®å®šé“¾è·¯çš„æ•°æ®ç‡ï¼ˆData Rateï¼‰å’Œé€šé“å¯¹é½ï¼ˆLane-to-Lane De-skewï¼‰ç­‰åŠŸèƒ½ã€‚\né¦–å…ˆæ˜¯ä½é”å®šï¼ˆBit Lockï¼‰ï¼š\nå‰é¢çš„æ–‡ç« ä¸­æåˆ°è¿‡ï¼ŒPCIeæ€»çº¿é‡‡ç”¨äº†ä¸€ç§åµŒå…¥å¼æ—¶é’Ÿçš„æœºåˆ¶ï¼Œå³å‘é€ç«¯åªå‘æ¥æ”¶ç«¯å‘é€æ•°æ®ä¿¡å·ï¼Œå¹¶ä¸å‘é€æ—¶é’Ÿä¿¡å·ï¼ˆæ—¶é’Ÿä¿¡å·éšè—åœ¨æ•°æ®ä¿¡å·ä¸­ï¼‰ã€‚æ¥æ”¶ç«¯å¯ä»¥é€šè¿‡CDRï¼ˆClock and Data Recoveryï¼‰é€»è¾‘å°†æ—¶é’Ÿä»æ•°æ®æµä¸­æ¢å¤å‡ºæ¥ï¼Œç„¶åå†ç”¨æ¢å¤å‡ºæ¥çš„æ—¶é’Ÿå¯¹æ•°æ®ä¿¡å·è¿›è¡Œé‡‡æ ·ã€‚å½“ç„¶ï¼Œæ—¶é’Ÿæ¢å¤éœ€è¦ä¸€å®šçš„æ—¶é—´ï¼Œæ‰èƒ½ä¿è¯æ—¶é’Ÿä¿¡å·ä¸æ•°æ®ä¿¡å·çš„ç›¸ä½å¯¹åº”å…³ç³»ç¬¦åˆè¦æ±‚ã€‚ä¸€æ—¦CDRå®Œæˆäº†æ—¶é’Ÿçš„æ¢å¤ï¼Œæˆ‘ä»¬å°±è¯´PCIeæ€»çº¿å®Œæˆäº†ä½é”å®šã€‚\nå­—ç¬¦é”å®šï¼ˆSymbol Lockï¼‰ï¼š\nå®Œæˆäº†ä½é”å®šä¹‹åï¼Œåªæ˜¯èƒ½å¤Ÿå‡†ç¡®åœ°è¯†åˆ«å‡ºæ•°æ®æµä¸­çš„0å’Œ1ï¼Œè¿˜æ˜¯ä¸çŸ¥é“å‘é€çš„å†…å®¹æ˜¯ä¸ªå•¥ã€‚å¯¹äºGen1\u0026amp;Gen2æ¥è¯´ï¼Œé‡‡ç”¨çš„8b/10bç¼–ç ï¼Œå³ä¼ è¾“çš„æ•°æ®æ˜¯ä»¥10bitä¸ºä¸€ä¸ªå­—ç¬¦ã€‚LTSSMå¯ä»¥å¼•å¯¼ç‰©ç†å±‚ç›¸å…³é€»è¾‘é€šè¿‡è¯†åˆ«COMï¼ˆK28.5ï¼‰ç­‰æ§åˆ¶å­—ç¬¦æ¥ç¡®å®šæ¯ä¸ªå­—ç¬¦çš„å¼€å§‹ä¸ç»“æŸä¸ºæ­¢ï¼Œå³å­—ç¬¦é”å®šã€‚\né“¾è·¯å®½åº¦ï¼ˆLink Widthï¼‰ï¼š\nç”±äºPCIeå…è®¸å°†x1çš„PCIeå¡æ’å…¥x4ã€x8ç”šè‡³æ˜¯x16çš„PCIeæ’æ§½ä¸­ã€‚å› æ­¤åœ¨é“¾è·¯è®­ç»ƒä¸åˆå§‹åŒ–è¿‡ç¨‹ä¸­ï¼Œç›¸é‚»çš„ä¸¤ä¸ªPCIeè®¾å¤‡éœ€è¦ç›¸äº’é€šä¿¡æ¥ç¡®å®šå…¶æ”¯æŒçš„æœ€å¤§é“¾è·¯å®½åº¦ã€‚\n**æ³¨ï¼š**å®é™…ä¸ŠPCIe Specè¿˜å…è®¸é‡‡ç”¨åŠ¨æ€å¸¦å®½çš„æœºåˆ¶ï¼Œå³å…è®¸é“¾è·¯å®½åº¦å’Œæ•°æ®ç‡åŠ¨æ€è°ƒæ•´ï¼Œä»¥å®ç°é™ä½åŠŸè€—ç­‰åŠŸèƒ½ã€‚\né€šé“ä½ç½®ç¿»è½¬ï¼ˆLane Reversalï¼‰ï¼š\næœ‰çš„æ—¶å€™ä¸¤ä¸ªPCIeè®¾å¤‡çš„é€šé“æ’åˆ—ä½ç½®å¯èƒ½ä¸å¤ªä¸€è‡´ï¼ŒPCIe Specå…è®¸å¯¹é»˜è®¤çš„é€šé“æ’åˆ—ä½ç½®é‡æ–°æ’åˆ—ï¼Œå¦‚ä¸‹å›¾æ‰€ç¤ºã€‚ä½†æ˜¯ï¼Œä»å¤§éƒ¨åˆ†çš„PCIeè®¾å¤‡ï¼ˆPCIeå¡å’Œæ’æ§½ç­‰ï¼‰éƒ½æ˜¯æŒ‰ç…§ç»Ÿä¸€çš„æ ‡å‡†å®ç°çš„ï¼Œä¸€èˆ¬ä¸ä¼šå‡ºç°è¿™ç§æƒ…å†µï¼Œå› æ­¤è¿™ä¸€åŠŸèƒ½æ˜¯å¯é€‰çš„ã€‚\nFAQ\nhttps://blog.csdn.net/u012158332/article/details/108902966\nReveral lane\nå…·ä½“åœ¨Configurationé˜¶æ®µé…ç½®lane reversal,\nPolarity lane\nå…·ä½“åœ¨LTSSMçš„pollingè½®è®­é˜¶æ®µ\nPolling:\nè¿™ä¸ªé˜¶æ®µä¼šè¿›è¡Œtrain, bitå¯¹é½ç­‰ã€‚Polling.Activeæ­£å¼å¼€å§‹å‘é€, ä¹Ÿå°±æ˜¯æ‰€æœ‰laneä¼šå‘é€1024ä¸ªTS1 order, æ­£å¸¸çš„è¯upstream/downstreaméƒ½ä¼šæ”¶åˆ°è¿ç»­çš„order, é‚£ä¹ˆå°±ä¼šè¿›å…¥configé˜¶æ®µ\nPCIeæµ‹è¯• #\réœ€è¦è€ƒè™‘çš„å› ç´ \n","date":"21 November 2024","externalUrl":null,"permalink":"/posts/pcie%E7%BB%93%E6%9E%84/pcie%E7%BB%93%E6%9E%84/","section":"Posts","summary":"","title":"PCIeç»“æ„","type":"posts"},{"content":"","date":"20 November 2024","externalUrl":null,"permalink":"/categories/","section":"Categories","summary":"","title":"Categories","type":"categories"},{"content":"","date":"20 November 2024","externalUrl":null,"permalink":"/tags/chipscopy/","section":"Tags","summary":"","title":"ChipScoPy","type":"tags"},{"content":"\rğŸ ChipScoPy README #\rChipScoPy is an open-source project from XilinxÂ® that enables high-level control of Versal debug IP running in hardware.\nUsing a simple Python API, developers can control and communicate with ChipScopeÂ® debug IP such as the Integrated Logic\nAnalyzer (ILA), Virtual IO (VIO), device memory access, and more.\nChipScoPy communicates with Versal devices. It does not work with older devices such as Ultrascale+ and 7-Series devices.\nChipScoPy Overview\nSystem Requirements\nChipScoPy Installation\nChipScoPy Examples\nFAQ\nAPI Documentation\n","date":"20 November 2024","externalUrl":null,"permalink":"/posts/%E8%B0%83%E8%AF%95%E7%A5%9E%E5%99%A8chipscopy-%E4%BD%BF%E7%94%A8python%E5%AE%8C%E6%88%90%E8%B0%83%E8%AF%95/chipscopy%E4%BD%BF%E7%94%A8/","section":"Posts","summary":"","title":"ChipScoPyä½¿ç”¨","type":"posts"},{"content":"","date":"20 November 2024","externalUrl":null,"permalink":"/tags/fpga/","section":"Tags","summary":"","title":"FPGA","type":"tags"},{"content":"","date":"20 November 2024","externalUrl":null,"permalink":"/categories/fpga/","section":"Categories","summary":"","title":"FPGA","type":"categories"},{"content":"","date":"20 November 2024","externalUrl":null,"permalink":"/tags/xilinx/","section":"Tags","summary":"","title":"Xilinx","type":"tags"},{"content":"","externalUrl":null,"permalink":"/posts/axi%E6%80%BB%E7%BA%BF/axi%E6%80%BB%E7%BA%BF/","section":"Posts","summary":"","title":"","type":"posts"},{"content":"","externalUrl":null,"permalink":"/authors/","section":"Authors","summary":"","title":"Authors","type":"authors"},{"content":"","externalUrl":null,"permalink":"/series/","section":"Series","summary":"","title":"Series","type":"series"}]