<stg><name>qam_runner</name>


<trans_list>

<trans id="721" from="1" to="2">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="2" to="3">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="3" to="4">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="4" to="5">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="5" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="7" to="8">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="8" to="9">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="10" to="11">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="12" to="13">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="13" to="14">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="14" to="15">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="15" to="16">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="16" to="17">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="17" to="18">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="18" to="19">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="19" to="20">
<condition id="61">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="20" to="21">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="21" to="22">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="22" to="23">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="23" to="24">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="24" to="25">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="25" to="26">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="26" to="27">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="27" to="28">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="28" to="29">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="29" to="30">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="30" to="31">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="31" to="32">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="32" to="33">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="33" to="34">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="34" to="35">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="35" to="36">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="36" to="37">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="37" to="38">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="38" to="19">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="12" op_0_bw="64">
<![CDATA[
:0  %p_Val2_s = alloca i12, align 2

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="12" op_0_bw="64">
<![CDATA[
:1  %p_Val2_1 = alloca i12, align 2

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %p_req17 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="p_req17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:44  %m_s2mm_ctl_addr = getelementptr i32* %m_s2mm_ctl, i64 12

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %p_req27 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="p_req27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %p_req17 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="p_req17"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %p_req27 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="p_req27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %m_mm2s_ctl_req15 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_req15"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:43  %m_mm2s_ctl_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp16"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %m_s2mm_ctl_addr_req25 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_req25"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:49  %m_s2mm_ctl_addr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %control_in_reg_init_read = call float @_ssdm_op_Read.ap_vld.float(float %control_in_reg_init)

]]></node>
<StgValue><ssdm name="control_in_reg_init_read"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %control_in_reg_clr_read = call i1 @_ssdm_op_Read.ap_vld.i1(i1 %control_in_reg_clr)

]]></node>
<StgValue><ssdm name="control_in_reg_clr_read"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %control_in_lf_out_gain_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %control_in_lf_out_gain)

]]></node>
<StgValue><ssdm name="control_in_lf_out_gain_read"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %control_in_lf_i_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %control_in_lf_i)

]]></node>
<StgValue><ssdm name="control_in_lf_i_read"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %control_in_lf_p_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %control_in_lf_p)

]]></node>
<StgValue><ssdm name="control_in_lf_p_read"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

]]></node>
<StgValue><ssdm name="iterations_read"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %destinationAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %destinationAddress)

]]></node>
<StgValue><ssdm name="destinationAddress_read"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %sourceAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %sourceAddress)

]]></node>
<StgValue><ssdm name="sourceAddress_read"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %empty = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:43  %m_mm2s_ctl_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp16"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %empty_82 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:49  %m_s2mm_ctl_addr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp26"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %m_mm2s_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_load_req"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %m_s2mm_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_load_req"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:130  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %control_in_lf_p_read, i32 7)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:143  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %control_in_lf_out_gain_read, i32 7)

]]></node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %m_mm2s_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_load_req"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %m_mm2s_ctl_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_read"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_13 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_mm2s_ctl_read, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="2" op_0_bw="32">
<![CDATA[
:53  %tmp_15 = trunc i32 %m_mm2s_ctl_read to i2

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %m_s2mm_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_load_req"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %m_s2mm_ctl_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_read"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %tmp_18 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_s2mm_ctl_addr_read, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="2" op_0_bw="32">
<![CDATA[
:61  %tmp_21 = trunc i32 %m_s2mm_ctl_addr_read to i2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="1" op_3_bw="2">
<![CDATA[
:54  %m_mm2s_ctl_assign = call i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2(i29 %tmp_13, i1 true, i2 %tmp_15)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_assign"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %m_mm2s_ctl_req13 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_req13"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 %m_mm2s_ctl_assign)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:57  %m_mm2s_ctl_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp14"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="1" op_3_bw="2">
<![CDATA[
:62  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2(i29 %tmp_18, i1 true, i2 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %m_s2mm_ctl_addr_req23 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_req23"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 %tmp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:65  %m_s2mm_ctl_addr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:57  %m_mm2s_ctl_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp14"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:65  %m_s2mm_ctl_addr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp24"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="p_req"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %p_req22 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="p_req22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="p_req"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %p_req22 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="p_req22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %m_mm2s_ctl_req11 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_req11"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:70  %m_mm2s_ctl_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp12"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %m_s2mm_ctl_addr_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_req20"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:75  %m_s2mm_ctl_addr_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %empty_83 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:70  %m_mm2s_ctl_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp12"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %empty_84 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:75  %m_s2mm_ctl_addr_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp21"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %m_mm2s_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_load_1_req"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %m_s2mm_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %m_mm2s_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_load_1_req"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %m_mm2s_ctl_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_read_1"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_29 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_mm2s_ctl_read_1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %m_s2mm_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_load_1_req"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %m_s2mm_ctl_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_read_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:102  %tmp_37 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_s2mm_ctl_addr_read_1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:79  %tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_29, i1 true)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %m_mm2s_ctl_req9 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_req9"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:82  %m_mm2s_ctl_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp10"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:103  %tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_37, i1 true)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:104  %m_s2mm_ctl_addr_req18 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_req18"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:105  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 %tmp_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:106  %m_s2mm_ctl_addr_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:82  %m_mm2s_ctl_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp10"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %m_mm2s_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_load_2_req"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:106  %m_s2mm_ctl_addr_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp19"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:107  %m_s2mm_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_load_2_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %m_mm2s_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_load_2_req"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %m_mm2s_ctl_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_read_2"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85  %tmp_31 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %m_mm2s_ctl_read_2, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="12" op_0_bw="32">
<![CDATA[
:86  %tmp_34 = trunc i32 %m_mm2s_ctl_read_2 to i12

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:107  %m_s2mm_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_load_2_req"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %m_s2mm_ctl_addr_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_read_2"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:109  %tmp_44 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %m_s2mm_ctl_addr_read_2, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="12" op_0_bw="32">
<![CDATA[
:110  %tmp_45 = trunc i32 %m_s2mm_ctl_addr_read_2 to i12

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="1" op_3_bw="12">
<![CDATA[
:87  %tmp_2 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_31, i1 true, i12 %tmp_34)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %m_mm2s_ctl_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_req"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 %tmp_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="15" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:90  %m_mm2s_ctl_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="1" op_3_bw="12">
<![CDATA[
:111  %tmp_5 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_44, i1 true, i12 %tmp_45)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:112  %m_s2mm_ctl_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_req"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:113  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 %tmp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="15" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:114  %m_s2mm_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="136" st_id="16" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:90  %m_mm2s_ctl_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_resp"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:91  %m_mm2s_ctl_addr = getelementptr i32* %m_mm2s_ctl, i64 6

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %m_mm2s_ctl_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl_addr, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_req"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl_addr, i32 %sourceAddress_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="16" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:94  %m_mm2s_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_resp"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:114  %m_s2mm_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_resp"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:115  %m_s2mm_ctl_addr_1 = getelementptr i32* %m_s2mm_ctl, i64 18

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:116  %m_s2mm_ctl_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_1_req"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:117  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr_1, i32 %destinationAddress_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:118  %m_s2mm_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_1_resp"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="32">
<![CDATA[
:123  %d_assign_2 = fpext float %control_in_reg_init_read to double

]]></node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="147" st_id="17" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:94  %m_mm2s_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_resp"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %read_length = shl i32 %iterations_read, 4

]]></node>
<StgValue><ssdm name="read_length"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:96  %m_mm2s_ctl_addr_1 = getelementptr i32* %m_mm2s_ctl, i64 10

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:97  %m_mm2s_ctl_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_1_req"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl_addr_1, i32 %read_length)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="17" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:99  %m_mm2s_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr_1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_1_resp"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:118  %m_s2mm_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_1_resp"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:119  %m_s2mm_ctl_addr_2 = getelementptr i32* %m_s2mm_ctl, i64 22

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:120  %m_s2mm_ctl_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_2_req"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:121  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr_2, i32 %read_length)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="17" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:122  %m_s2mm_ctl_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_2)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_2_resp"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="32">
<![CDATA[
:123  %d_assign_2 = fpext float %control_in_reg_init_read to double

]]></node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sourceAddress), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %destinationAddress), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float %control_in_qam), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %control_in_lf_p), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %control_in_lf_i), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %control_in_lf_out_gain), !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %control_in_reg_clr), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(float %control_in_reg_init), !map !41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %m_mm2s_ctl), !map !45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %m_s2mm_ctl), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i128* %s_in_V_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i128* %s_out_V_V), !map !61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecWire(i128* %s_out_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecWire(i128* %s_in_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecWire(i32* %m_s2mm_ctl, [6 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecWire(i32* %m_mm2s_ctl, [6 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1" op_6_bw="32" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecWire(float %control_in_qam, i8 %control_in_lf_p, i8 %control_in_lf_i, i8 %control_in_lf_out_gain, i1 %control_in_reg_clr, float %control_in_reg_init, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1" op_6_bw="32" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecWire(float %control_in_qam, i8 %control_in_lf_p, i8 %control_in_lf_i, i8 %control_in_lf_out_gain, i1 %control_in_reg_clr, float %control_in_reg_init, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:99  %m_mm2s_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr_1)

]]></node>
<StgValue><ssdm name="m_mm2s_ctl_addr_1_resp"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:122  %m_s2mm_ctl_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_2)

]]></node>
<StgValue><ssdm name="m_s2mm_ctl_addr_2_resp"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="32">
<![CDATA[
:123  %d_assign_2 = fpext float %control_in_reg_init_read to double

]]></node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="64" op_0_bw="64">
<![CDATA[
:124  %ireg_V_2 = bitcast double %d_assign_2 to i64

]]></node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="63" op_0_bw="64">
<![CDATA[
:125  %tmp_46 = trunc i64 %ireg_V_2 to i63

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:126  %tmp_39 = icmp eq i63 %tmp_46, 0

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
:127  %p_this_assign = select i1 %tmp_39, i28 0, i28 -134217728

]]></node>
<StgValue><ssdm name="p_this_assign"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:128  %sel_tmp34 = xor i1 %tmp_39, true

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="8">
<![CDATA[
:129  %sh_i_cast = sext i8 %control_in_lf_p_read to i9

]]></node>
<StgValue><ssdm name="sh_i_cast"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:131  %tmp_10_i = sub i9 0, %sh_i_cast

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:132  %sh_assign = select i1 %isNeg, i9 %tmp_10_i, i9 %sh_i_cast

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="28" op_0_bw="9">
<![CDATA[
:133  %sh_assign_1_i_cast1 = zext i9 %sh_assign to i28

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast1"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="9">
<![CDATA[
:134  %sh_assign_1_i_cast = zext i9 %sh_assign to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="9" op_0_bw="8">
<![CDATA[
:135  %tmp_15_i_cast = sext i8 %control_in_lf_i_read to i9

]]></node>
<StgValue><ssdm name="tmp_15_i_cast"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:136  %sh_assign_1 = add i9 %tmp_15_i_cast, 9

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:137  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_1, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:138  %tmp_16_i = sub i9 -9, %tmp_15_i_cast

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:139  %sh_assign_2 = select i1 %isNeg_1, i9 %tmp_16_i, i9 %sh_assign_1

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="28" op_0_bw="9">
<![CDATA[
:140  %sh_assign_3_i_cast1 = sext i9 %sh_assign_2 to i28

]]></node>
<StgValue><ssdm name="sh_assign_3_i_cast1"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="9">
<![CDATA[
:141  %sh_assign_3_i_cast = sext i9 %sh_assign_2 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_i_cast"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="9" op_0_bw="8">
<![CDATA[
:142  %sh_1_i_cast = sext i8 %control_in_lf_out_gain_read to i9

]]></node>
<StgValue><ssdm name="sh_1_i_cast"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:144  %tmp_26_i = sub i9 0, %sh_1_i_cast

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:145  %sh_assign_3 = select i1 %isNeg_2, i9 %tmp_26_i, i9 %sh_1_i_cast

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="28" op_0_bw="9">
<![CDATA[
:146  %sh_assign_5_i_cast1 = zext i9 %sh_assign_3 to i28

]]></node>
<StgValue><ssdm name="sh_assign_5_i_cast1"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="9">
<![CDATA[
:147  %sh_assign_5_i_cast = zext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_5_i_cast"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
:148  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i = phi i32 [ 0, %0 ], [ %i_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_6 = icmp slt i32 %i, %iterations_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_1 = add nsw i32 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_6, label %_ifconv, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:2  %tmp_V_14 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %s_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %first_r_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V_14, i32 96, i32 127)

]]></node>
<StgValue><ssdm name="first_r_V"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %second_r_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V_14, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="second_r_V"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %v_assign = bitcast i32 %first_r_V to float

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %v_assign_1 = bitcast i32 %second_r_V to float

]]></node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %d_assign = fpext float %v_assign to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %d_assign_1 = fpext float %v_assign_1 to double

]]></node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:103  %isneg_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></node>
<StgValue><ssdm name="isneg_12"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:104  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:105  %tmp_s = zext i11 %exp_tmp_V_2 to i12

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:106  %exp_V = add i12 %tmp_s, -1023

]]></node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:107  %tmp_118 = trunc i64 %ireg_V_2 to i52

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:108  %tmp_38 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_118)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:109  %p_Result_30 = zext i53 %tmp_38 to i54

]]></node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:110  %man_V_7 = sub i54 0, %p_Result_30

]]></node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:111  %man_V_17 = select i1 %isneg_12, i54 %man_V_7, i54 %p_Result_30

]]></node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:112  %F2_2 = sub i12 1075, %tmp_s

]]></node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:113  %tmp_40 = icmp sgt i12 %F2_2, 26

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:114  %tmp_41 = add i12 %F2_2, -26

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:115  %tmp_42 = sub i12 26, %F2_2

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:116  %sh_amt_2 = select i1 %tmp_40, i12 %tmp_41, i12 %tmp_42

]]></node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:118  %tmp_43 = icmp eq i12 %F2_2, 26

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="28" op_0_bw="54">
<![CDATA[
_ifconv:119  %tmp_119 = trunc i54 %man_V_17 to i28

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:140  %tmp_57 = icmp sgt i12 %exp_V, 0

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="1">
<![CDATA[
:0  ret i1 true

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %d_assign = fpext float %v_assign to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %d_assign_1 = fpext float %v_assign_1 to double

]]></node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:117  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:120  %tmp_49 = icmp ult i12 %sh_amt_2, 54

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:121  %tmp_50 = icmp ult i12 %sh_amt_2, 28

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:122  %tmp_51 = zext i32 %sh_amt_2_cast to i54

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:123  %tmp_52 = ashr i54 %man_V_17, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="28" op_0_bw="54">
<![CDATA[
_ifconv:124  %tmp_120 = trunc i54 %tmp_52 to i28

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:126  %tmp_54 = sext i28 %tmp_119 to i32

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %tmp_55 = shl i32 %tmp_54, %sh_amt_2_cast

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="28" op_0_bw="32">
<![CDATA[
_ifconv:128  %tmp_123 = trunc i32 %tmp_55 to i28

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:129  %sel_tmp18 = select i1 %tmp_43, i28 %tmp_119, i28 0

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %sel_tmp19 = xor i1 %tmp_43, true

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %sel_tmp20 = and i1 %tmp_40, %sel_tmp19

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %sel_tmp21 = and i1 %sel_tmp20, %tmp_49

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:133  %sel_tmp22 = select i1 %sel_tmp21, i28 %tmp_120, i28 %sel_tmp18

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:134  %sel_tmp23 = icmp slt i12 %F2_2, 26

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %sel_tmp24 = and i1 %sel_tmp23, %tmp_50

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:136  %sel_tmp25 = select i1 %sel_tmp24, i28 %tmp_123, i28 %sel_tmp22

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %sel_tmp26 = xor i1 %tmp_49, true

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %sel_tmp27 = and i1 %sel_tmp20, %sel_tmp26

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:141  %pos1 = add i12 %F2_2, 2

]]></node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:142  %pos1_cast = sext i12 %pos1 to i32

]]></node>
<StgValue><ssdm name="pos1_cast"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:143  %pos2 = add i12 %F2_2, 3

]]></node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:144  %pos2_cast = sext i12 %pos2 to i32

]]></node>
<StgValue><ssdm name="pos2_cast"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:146  %tmp_58 = icmp slt i12 %pos1, 54

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:147  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148  %rev = xor i1 %tmp_125, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:149  %tmp_59 = zext i32 %pos1_cast to i54

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:150  %tmp_60 = ashr i54 %man_V_17, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="54">
<![CDATA[
_ifconv:151  %lD = trunc i54 %tmp_60 to i1

]]></node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:152  %tmp1 = and i1 %lD, %rev

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:153  %Range1_all_ones_1 = and i1 %tmp1, %tmp_58

]]></node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:154  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:156  %tmp_61 = icmp slt i12 %pos2, 54

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:158  %tmp_63 = zext i32 %pos2_cast to i54

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:159  %Range2_V_1 = lshr i54 %man_V_17, %tmp_63

]]></node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:160  %r_V = lshr i54 -1, %tmp_63

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:161  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:165  %tmp_64 = icmp eq i54 %Range2_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:168  %tmp_65 = icmp eq i12 %pos2, 54

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:169  %Range1_all_zeros_1 = icmp eq i54 %man_V_17, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:170  %sel_tmp28 = xor i1 %tmp_58, true

]]></node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:171  %tmp2 = or i1 %rev, %sel_tmp28

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:173  %tmp_63_not = xor i1 %tmp_61, true

]]></node>
<StgValue><ssdm name="tmp_63_not"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:174  %sel_tmp30 = or i1 %tmp_125, %tmp_63_not

]]></node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %tmp3 = and i1 %tmp_65, %sel_tmp30

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="290" st_id="21" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %d_assign = fpext float %v_assign to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %d_assign_1 = fpext float %v_assign_1 to double

]]></node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:9  %ireg_V = bitcast double %d_assign to i64

]]></node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:10  %tmp_56 = trunc i64 %ireg_V to i63

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:11  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:13  %tmp_3 = zext i11 %exp_tmp_V to i12

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:14  %tmp_62 = trunc i64 %ireg_V to i52

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:19  %tmp_8 = icmp eq i63 %tmp_56, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %F2 = sub i12 1075, %tmp_3

]]></node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:56  %ireg_V_1 = bitcast double %d_assign_1 to i64

]]></node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:57  %tmp_110 = trunc i64 %ireg_V_1 to i63

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:58  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:59  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:60  %tmp_22 = zext i11 %exp_tmp_V_1 to i12

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:61  %tmp_112 = trunc i64 %ireg_V_1 to i52

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:66  %tmp_24 = icmp eq i63 %tmp_110, 0

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:67  %F2_1 = sub i12 1075, %tmp_22

]]></node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="sel_tmp27" val="1"/>
<literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:125  %p_2 = select i1 %isneg_12, i28 -1, i28 0

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:139  %p_Val2_4 = select i1 %sel_tmp27, i28 %p_2, i28 %sel_tmp25

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ifconv:145  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_4, i32 27)

]]></node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:155  %rev1 = xor i1 %tmp_127, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:157  %or_cond88_i = and i1 %tmp_61, %rev1

]]></node>
<StgValue><ssdm name="or_cond88_i"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:162  %Range2_all_ones_1_i = select i1 %or_cond88_i, i1 %Range2_all_ones, i1 %rev1

]]></node>
<StgValue><ssdm name="Range2_all_ones_1_i"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %or_cond89_i = and i1 %tmp_61, %rev

]]></node>
<StgValue><ssdm name="or_cond89_i"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:164  %Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:166  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:167  %p_93_i = and i1 %tmp_64, %Range1_all_zeros

]]></node>
<StgValue><ssdm name="p_93_i"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172  %sel_tmp29 = or i1 %tmp2, %Range1_all_zeros_1

]]></node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %sel_tmp31 = and i1 %tmp3, %tmp_58

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:177  %sel_tmp32 = select i1 %sel_tmp31, i1 %Range1_all_zeros, i1 %sel_tmp29

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:178  %sel_tmp33 = and i1 %tmp_58, %or_cond89_i

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:179  %deleted_zeros_0_i = select i1 %sel_tmp33, i1 %p_93_i, i1 %sel_tmp32

]]></node>
<StgValue><ssdm name="deleted_zeros_0_i"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:180  %sel_tmp35 = select i1 %sel_tmp31, i1 %Range1_all_ones_1, i1 %tmp2

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:181  %deleted_ones_0_i = select i1 %sel_tmp33, i1 %Range1_all_ones, i1 %sel_tmp35

]]></node>
<StgValue><ssdm name="deleted_ones_0_i"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:182  %sel_tmp36 = or i1 %tmp_58, %newsignbit

]]></node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:183  %neg_src = and i1 %isneg_12, %sel_tmp36

]]></node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:184  %deleted_zeros_0_not_i = xor i1 %deleted_zeros_0_i, true

]]></node>
<StgValue><ssdm name="deleted_zeros_0_not_i"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:185  %brmerge_i = or i1 %newsignbit, %deleted_zeros_0_not_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:186  %tmp_67 = xor i1 %isneg_12, true

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:187  %overflow = and i1 %brmerge_i, %tmp_67

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:188  %brmerge92_demorgan_i = and i1 %newsignbit, %deleted_ones_0_i

]]></node>
<StgValue><ssdm name="brmerge92_demorgan_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:15  %tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_62)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:16  %p_Result_28 = zext i53 %tmp_7 to i54

]]></node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:17  %man_V_1 = sub i54 0, %p_Result_28

]]></node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:18  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_28

]]></node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21  %tmp_9 = icmp sgt i12 %F2, 13

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %tmp_10 = add i12 %F2, -13

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %tmp_11 = sub i12 13, %F2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:24  %sh_amt = select i1 %tmp_9, i12 %tmp_10, i12 %tmp_11

]]></node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:25  %sh_amt_cast = sext i12 %sh_amt to i32

]]></node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26  %tmp_12 = icmp eq i12 %F2, 13

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:27  %tmp_78 = trunc i54 %man_V_2 to i16

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:28  %tmp_14 = icmp ult i12 %sh_amt, 54

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %icmp = icmp eq i8 %tmp_80, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_16 = zext i32 %sh_amt_cast to i54

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:32  %tmp_17 = ashr i54 %man_V_2, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:33  %tmp_90 = trunc i54 %tmp_17 to i16

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:35  %tmp_19 = sext i16 %tmp_78 to i32

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_20 = shl i32 %tmp_19, %sh_amt_cast

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:37  %tmp_100 = trunc i32 %tmp_20 to i16

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp1 = xor i1 %tmp_8, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %sel_tmp2 = and i1 %tmp_12, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %sel_tmp6_demorgan = or i1 %tmp_8, %tmp_12

]]></node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %sel_tmp7 = and i1 %tmp_9, %sel_tmp6

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %sel_tmp14_demorgan = or i1 %sel_tmp6_demorgan, %tmp_9

]]></node>
<StgValue><ssdm name="sel_tmp14_demorgan"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %sel_tmp = xor i1 %sel_tmp14_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %sel_tmp3 = and i1 %icmp, %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:62  %tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_112)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:63  %p_Result_29 = zext i53 %tmp_23 to i54

]]></node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:64  %man_V_4 = sub i54 0, %p_Result_29

]]></node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:65  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_29

]]></node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:68  %tmp_25 = icmp sgt i12 %F2_1, 13

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:69  %tmp_26 = add i12 %F2_1, -13

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:70  %tmp_27 = sub i12 13, %F2_1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:71  %sh_amt_1 = select i1 %tmp_25, i12 %tmp_26, i12 %tmp_27

]]></node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:72  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:73  %tmp_28 = icmp eq i12 %F2_1, 13

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:74  %tmp_113 = trunc i54 %man_V_5 to i16

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:75  %tmp_30 = icmp ult i12 %sh_amt_1, 54

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:76  %tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:77  %icmp1 = icmp eq i8 %tmp_114, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:78  %tmp_32 = zext i32 %sh_amt_1_cast to i54

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:79  %tmp_33 = ashr i54 %man_V_5, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:80  %tmp_115 = trunc i54 %tmp_33 to i16

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:82  %tmp_35 = sext i16 %tmp_113 to i32

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %tmp_36 = shl i32 %tmp_35, %sh_amt_1_cast

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:84  %tmp_116 = trunc i32 %tmp_36 to i16

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %sel_tmp9 = xor i1 %tmp_24, true

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %sel_tmp10 = and i1 %tmp_28, %sel_tmp9

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %sel_tmp30_demorgan = or i1 %tmp_24, %tmp_28

]]></node>
<StgValue><ssdm name="sel_tmp30_demorgan"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %sel_tmp11 = xor i1 %sel_tmp30_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %sel_tmp12 = and i1 %tmp_25, %sel_tmp11

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %sel_tmp38_demorgan = or i1 %sel_tmp30_demorgan, %tmp_25

]]></node>
<StgValue><ssdm name="sel_tmp38_demorgan"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %sel_tmp14 = xor i1 %sel_tmp38_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %sel_tmp15 = and i1 %icmp1, %sel_tmp14

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:189  %brmerge92_i = xor i1 %brmerge92_demorgan_i, true

]]></node>
<StgValue><ssdm name="brmerge92_i"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:190  %underflow = and i1 %neg_src, %brmerge92_i

]]></node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:191  %brmerge_i_i = or i1 %underflow, %overflow

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:192  %sign_assign_not = xor i1 %neg_src, true

]]></node>
<StgValue><ssdm name="sign_assign_not"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:193  %tmp4 = or i1 %overflow, %sign_assign_not

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:194  %brmerge = or i1 %tmp4, %brmerge92_demorgan_i

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:195  %this_assign_mux = select i1 %brmerge_i_i, i28 134217727, i28 %p_Val2_4

]]></node>
<StgValue><ssdm name="this_assign_mux"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:196  %tmp_66 = or i1 %tmp_39, %underflow

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:197  %sel_tmp37 = select i1 %tmp_66, i28 %p_this_assign, i28 %p_Val2_4

]]></node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %sel_tmp93_demorgan = or i1 %tmp_39, %tmp_57

]]></node>
<StgValue><ssdm name="sel_tmp93_demorgan"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:199  %sel_tmp38 = select i1 %sel_tmp93_demorgan, i28 %sel_tmp37, i28 %p_Val2_4

]]></node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:200  %tmp67 = and i1 %brmerge, %sel_tmp34

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %sel_tmp39 = and i1 %tmp67, %tmp_57

]]></node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="control_in_reg_clr_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:202  %p_5 = select i1 %sel_tmp39, i28 %this_assign_mux, i28 %sel_tmp38

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="402" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:34  %p_s = select i1 %isneg, i16 -1, i16 0

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %sel_tmp8 = and i1 %sel_tmp7, %tmp_14

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %sel_tmp4 = xor i1 %tmp_14, true

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %sel_tmp5 = and i1 %sel_tmp7, %sel_tmp4

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %newSel = select i1 %sel_tmp5, i16 %p_s, i16 %tmp_100

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_cond = or i1 %sel_tmp5, %sel_tmp3

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:51  %newSel1 = select i1 %sel_tmp8, i16 %tmp_90, i16 %tmp_78

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %or_cond1 = or i1 %sel_tmp8, %sel_tmp2

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:53  %newSel2 = select i1 %or_cond, i16 %newSel, i16 %newSel1

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %or_cond2 = or i1 %or_cond, %or_cond1

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:55  %newSel3 = select i1 %or_cond2, i16 %newSel2, i16 0

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:81  %p_1 = select i1 %isneg_1, i16 -1, i16 0

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90  %sel_tmp13 = and i1 %sel_tmp12, %tmp_30

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %sel_tmp16 = xor i1 %tmp_30, true

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %sel_tmp17 = and i1 %sel_tmp12, %sel_tmp16

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:96  %newSel4 = select i1 %sel_tmp17, i16 %p_1, i16 %tmp_116

]]></node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:98  %newSel5 = select i1 %sel_tmp13, i16 %tmp_115, i16 %tmp_113

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %or_cond4 = or i1 %sel_tmp13, %sel_tmp10

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:100  %newSel6 = select i1 %or_cond3, i16 %newSel4, i16 %newSel5

]]></node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:102  %newSel7 = select i1 %or_cond5, i16 %newSel6, i16 0

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="12" op_0_bw="12">
<![CDATA[
_ifconv:0  %p_Val2_load = load i12* %p_Val2_s, align 2

]]></node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="12" op_0_bw="12">
<![CDATA[
_ifconv:1  %p_Val2_1_load = load i12* %p_Val2_1, align 2

]]></node>
<StgValue><ssdm name="p_Val2_1_load"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="28" op_0_bw="16">
<![CDATA[
_ifconv:203  %OP1_V = sext i16 %newSel3 to i28

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="28" op_0_bw="12">
<![CDATA[
_ifconv:204  %OP2_V = sext i12 %p_Val2_load to i28

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:205  %p_Val2_5 = mul i28 %OP1_V, %OP2_V

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="28" op_0_bw="16">
<![CDATA[
_ifconv:206  %OP1_V_1 = sext i16 %newSel7 to i28

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="28" op_0_bw="12">
<![CDATA[
_ifconv:207  %OP2_V_1 = sext i12 %p_Val2_1_load to i28

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:208  %p_Val2_6 = mul i28 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:209  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5, i32 11, i32 26)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:215  %p_Val2_8 = mul i28 %OP1_V, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:216  %p_Val2_9 = mul i28 %OP1_V_1, %OP2_V

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:217  %tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_8, i32 11, i32 26)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
_ifconv:210  %tmp_1_i_i = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %tmp_68, i11 0)

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="29" op_0_bw="27">
<![CDATA[
_ifconv:211  %tmp_1_i_i_cast = sext i27 %tmp_1_i_i to i29

]]></node>
<StgValue><ssdm name="tmp_1_i_i_cast"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:212  %tmp_2_i_i = zext i28 %p_Val2_6 to i29

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:213  %p_Val2_7 = sub i29 %tmp_1_i_i_cast, %tmp_2_i_i

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:214  %p_Val2_61 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %p_Val2_7, i32 11, i32 26)

]]></node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
_ifconv:218  %tmp_6_i_i = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %tmp_111, i11 0)

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="29" op_0_bw="27">
<![CDATA[
_ifconv:219  %tmp_6_i_i_cast = sext i27 %tmp_6_i_i to i29

]]></node>
<StgValue><ssdm name="tmp_6_i_i_cast"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:220  %tmp_7_i_i = zext i28 %p_Val2_9 to i29

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:221  %p_Val2_10 = add i29 %tmp_6_i_i_cast, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:222  %p_Val2_63 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %p_Val2_10, i32 11, i32 26)

]]></node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:223  %isneg_13 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_7, i32 26)

]]></node>
<StgValue><ssdm name="isneg_13"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="5" op_0_bw="5" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:224  %p_Val2_12 = call i5 @_ssdm_op_PartSelect.i5.i29.i32.i32(i29 %p_Val2_7, i32 20, i32 24)

]]></node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:225  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_7, i32 24)

]]></node>
<StgValue><ssdm name="newsignbit_1"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:226  %p_Result_i = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %p_Val2_7, i32 25, i32 26)

]]></node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:227  %p_not_i1_i = icmp ne i2 %p_Result_i, 0

]]></node>
<StgValue><ssdm name="p_not_i1_i"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:228  %brmerge_i1_i = or i1 %newsignbit_1, %p_not_i1_i

]]></node>
<StgValue><ssdm name="brmerge_i1_i"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:231  %newsignbit_0_not_i1_i = xor i1 %newsignbit_1, true

]]></node>
<StgValue><ssdm name="newsignbit_0_not_i1_i"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:232  %p_not38_i1_i = icmp ne i2 %p_Result_i, -1

]]></node>
<StgValue><ssdm name="p_not38_i1_i"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:233  %brmerge39_i1_i = or i1 %p_not38_i1_i, %newsignbit_0_not_i1_i

]]></node>
<StgValue><ssdm name="brmerge39_i1_i"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:241  %isneg_14 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_10, i32 26)

]]></node>
<StgValue><ssdm name="isneg_14"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="5" op_0_bw="5" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:242  %p_Val2_14 = call i5 @_ssdm_op_PartSelect.i5.i29.i32.i32(i29 %p_Val2_10, i32 20, i32 24)

]]></node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:243  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_10, i32 24)

]]></node>
<StgValue><ssdm name="newsignbit_2"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:244  %p_Result_3_i = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %p_Val2_10, i32 25, i32 26)

]]></node>
<StgValue><ssdm name="p_Result_3_i"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:245  %p_not_i_i = icmp ne i2 %p_Result_3_i, 0

]]></node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:246  %brmerge_i_i1 = or i1 %newsignbit_2, %p_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:249  %newsignbit_0_not_i_i = xor i1 %newsignbit_2, true

]]></node>
<StgValue><ssdm name="newsignbit_0_not_i_i"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:250  %p_not38_i_i = icmp ne i2 %p_Result_3_i, -1

]]></node>
<StgValue><ssdm name="p_not38_i_i"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:251  %brmerge39_i_i = or i1 %p_not38_i_i, %newsignbit_0_not_i_i

]]></node>
<StgValue><ssdm name="brmerge39_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="464" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:229  %tmp_9_i = xor i1 %isneg_13, true

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:230  %overflow_1 = and i1 %brmerge_i1_i, %tmp_9_i

]]></node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:234  %underflow_1 = and i1 %brmerge39_i1_i, %isneg_13

]]></node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:235  %brmerge_i_i1_i = or i1 %underflow_1, %overflow_1

]]></node>
<StgValue><ssdm name="brmerge_i_i1_i"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:236  %underflow_not_i = xor i1 %underflow_1, true

]]></node>
<StgValue><ssdm name="underflow_not_i"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:237  %brmerge8_i = or i1 %overflow_1, %underflow_not_i

]]></node>
<StgValue><ssdm name="brmerge8_i"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:238  %p_Val2_34_mux_i = select i1 %brmerge_i_i1_i, i5 15, i5 %p_Val2_12

]]></node>
<StgValue><ssdm name="p_Val2_34_mux_i"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:239  %p_Val2_i = select i1 %underflow_1, i5 -16, i5 %p_Val2_12

]]></node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:240  %clip_i_V = select i1 %brmerge8_i, i5 %p_Val2_34_mux_i, i5 %p_Val2_i

]]></node>
<StgValue><ssdm name="clip_i_V"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:247  %tmp_3_i = xor i1 %isneg_14, true

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:248  %overflow_2 = and i1 %brmerge_i_i1, %tmp_3_i

]]></node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %underflow_2 = and i1 %brmerge39_i_i, %isneg_14

]]></node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %brmerge_i_i_i = or i1 %underflow_2, %overflow_2

]]></node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:254  %underflow_1_not_i = xor i1 %underflow_2, true

]]></node>
<StgValue><ssdm name="underflow_1_not_i"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %brmerge9_i = or i1 %overflow_2, %underflow_1_not_i

]]></node>
<StgValue><ssdm name="brmerge9_i"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:256  %p_Val2_36_mux_i = select i1 %brmerge_i_i_i, i5 15, i5 %p_Val2_14

]]></node>
<StgValue><ssdm name="p_Val2_36_mux_i"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:257  %p_Val2_1_i = select i1 %underflow_2, i5 -16, i5 %p_Val2_14

]]></node>
<StgValue><ssdm name="p_Val2_1_i"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:258  %clip_q_V = select i1 %brmerge9_i, i5 %p_Val2_36_mux_i, i5 %p_Val2_1_i

]]></node>
<StgValue><ssdm name="clip_q_V"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:259  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %clip_i_V, i32 4)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv:262  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %clip_q_V, i32 4)

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:260  %tmp_i = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_132, i1 true)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:261  %p_Result_31 = call i5 @_ssdm_op_PartSet.i5.i5.i2.i32.i32(i5 undef, i2 %tmp_i, i32 3, i32 4)

]]></node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="21" op_0_bw="5">
<![CDATA[
_ifconv:265  %OP1_V_2 = sext i5 %p_Result_31 to i21

]]></node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="21" op_0_bw="16">
<![CDATA[
_ifconv:266  %OP2_V_2 = sext i16 %p_Val2_63 to i21

]]></node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:267  %p_Val2_32 = mul i21 %OP2_V_2, %OP1_V_2

]]></node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:268  %isneg_15 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_32, i32 20)

]]></node>
<StgValue><ssdm name="isneg_15"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:269  %p_Val2_35 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %p_Val2_32, i32 5, i32 18)

]]></node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:270  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_32, i32 18)

]]></node>
<StgValue><ssdm name="newsignbit_3"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="2" op_0_bw="2" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:271  %p_Result_i1 = call i2 @_ssdm_op_PartSelect.i2.i21.i32.i32(i21 %p_Val2_32, i32 19, i32 20)

]]></node>
<StgValue><ssdm name="p_Result_i1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="493" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:272  %p_not_i_i1 = icmp ne i2 %p_Result_i1, 0

]]></node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:273  %brmerge_i_i2 = or i1 %newsignbit_3, %p_not_i_i1

]]></node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:274  %tmp_4_i = xor i1 %isneg_15, true

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:275  %overflow_3 = and i1 %brmerge_i_i2, %tmp_4_i

]]></node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %newsignbit_0_not_i_i1 = xor i1 %newsignbit_3, true

]]></node>
<StgValue><ssdm name="newsignbit_0_not_i_i1"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:277  %p_not38_i_i1 = icmp ne i2 %p_Result_i1, -1

]]></node>
<StgValue><ssdm name="p_not38_i_i1"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %brmerge39_i_i1 = or i1 %p_not38_i_i1, %newsignbit_0_not_i_i1

]]></node>
<StgValue><ssdm name="brmerge39_i_i1"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %underflow_3 = and i1 %brmerge39_i_i1, %isneg_15

]]></node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:280  %brmerge_i_i_i1 = or i1 %underflow_3, %overflow_3

]]></node>
<StgValue><ssdm name="brmerge_i_i_i1"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:281  %underflow_not_i1 = xor i1 %underflow_3, true

]]></node>
<StgValue><ssdm name="underflow_not_i1"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:282  %brmerge_i1 = or i1 %overflow_3, %underflow_not_i1

]]></node>
<StgValue><ssdm name="brmerge_i1"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:283  %p_Val2_47_mux_i = select i1 %brmerge_i_i_i1, i14 8191, i14 %p_Val2_35

]]></node>
<StgValue><ssdm name="p_Val2_47_mux_i"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:284  %p_Val2_i1 = select i1 %underflow_3, i14 -8192, i14 %p_Val2_35

]]></node>
<StgValue><ssdm name="p_Val2_i1"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:285  %p_Val2_36 = select i1 %brmerge_i1, i14 %p_Val2_47_mux_i, i14 %p_Val2_i1

]]></node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:263  %tmp_1_i = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_133, i1 true)

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:264  %p_Result_32 = call i5 @_ssdm_op_PartSet.i5.i5.i2.i32.i32(i5 undef, i2 %tmp_1_i, i32 3, i32 4)

]]></node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="21" op_0_bw="5">
<![CDATA[
_ifconv:286  %OP1_V_3 = sext i5 %p_Result_32 to i21

]]></node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="21" op_0_bw="16">
<![CDATA[
_ifconv:287  %OP2_V_3 = sext i16 %p_Val2_61 to i21

]]></node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:288  %p_Val2_11 = mul i21 %OP2_V_3, %OP1_V_3

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ifconv:289  %tmp_6_i = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %p_Val2_36, i5 0)

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:290  %tmp_6_i_cast = sext i19 %tmp_6_i to i21

]]></node>
<StgValue><ssdm name="tmp_6_i_cast"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:291  %p_Val2_37 = sub i21 %tmp_6_i_cast, %p_Val2_11

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:292  %isneg_16 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_37, i32 20)

]]></node>
<StgValue><ssdm name="isneg_16"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:293  %p_Val2_38 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %p_Val2_37, i32 5, i32 18)

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:294  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_37, i32 18)

]]></node>
<StgValue><ssdm name="newsignbit_4"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="2" op_0_bw="2" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:295  %tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i21.i32.i32(i21 %p_Val2_37, i32 19, i32 20)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="519" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:296  %p_not_i_i_i = icmp ne i2 %tmp_69, 0

]]></node>
<StgValue><ssdm name="p_not_i_i_i"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:297  %brmerge_i_i4_i = or i1 %newsignbit_4, %p_not_i_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i4_i"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:298  %tmp_9_i1 = xor i1 %isneg_16, true

]]></node>
<StgValue><ssdm name="tmp_9_i1"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:299  %overflow_4 = and i1 %brmerge_i_i4_i, %tmp_9_i1

]]></node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:300  %newsignbit_0_not_i_i_i = xor i1 %newsignbit_4, true

]]></node>
<StgValue><ssdm name="newsignbit_0_not_i_i_i"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:301  %p_not38_i_i_i = icmp ne i2 %tmp_69, -1

]]></node>
<StgValue><ssdm name="p_not38_i_i_i"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:302  %brmerge39_i_i_i = or i1 %p_not38_i_i_i, %newsignbit_0_not_i_i_i

]]></node>
<StgValue><ssdm name="brmerge39_i_i_i"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:303  %underflow_4 = and i1 %brmerge39_i_i_i, %isneg_16

]]></node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:304  %brmerge_i_i_i_i = or i1 %underflow_4, %overflow_4

]]></node>
<StgValue><ssdm name="brmerge_i_i_i_i"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:305  %underflow_4_not_i = xor i1 %underflow_4, true

]]></node>
<StgValue><ssdm name="underflow_4_not_i"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:306  %brmerge1_i = or i1 %overflow_4, %underflow_4_not_i

]]></node>
<StgValue><ssdm name="brmerge1_i"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:307  %ssdm_int_14_1024_0_true_V_write_assign = select i1 %brmerge_i_i_i_i, i14 8191, i14 %p_Val2_38

]]></node>
<StgValue><ssdm name="ssdm_int_14_1024_0_true_V_write_assign"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:308  %p_Val2_2_i = select i1 %underflow_4, i14 -8192, i14 %p_Val2_38

]]></node>
<StgValue><ssdm name="p_Val2_2_i"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:309  %ph_est_V = select i1 %brmerge1_i, i14 %ssdm_int_14_1024_0_true_V_write_assign, i14 %p_Val2_2_i

]]></node>
<StgValue><ssdm name="ph_est_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="28" op_0_bw="28" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:310  %tmp_i2 = call i28 @_ssdm_op_BitConcatenate.i28.i14.i14(i14 %ph_est_V, i14 0)

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:311  %tmp_11_i = sext i28 %tmp_i2 to i32

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:312  %tmp_12_i = shl i32 %tmp_11_i, %sh_assign_1_i_cast

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:313  %tmp_14_i = ashr i28 %tmp_i2, %sh_assign_1_i_cast1

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:314  %tmp_14_i_cast = zext i28 %tmp_14_i to i32

]]></node>
<StgValue><ssdm name="tmp_14_i_cast"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:315  %p_Val2_0_i_i121_in_i = select i1 %isNeg, i32 %tmp_12_i, i32 %tmp_14_i_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_i_i121_in_i"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="28" op_0_bw="32">
<![CDATA[
_ifconv:316  %p_Val2_43 = trunc i32 %p_Val2_0_i_i121_in_i to i28

]]></node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:317  %tmp_18_i = shl i32 %tmp_11_i, %sh_assign_3_i_cast

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:318  %tmp_20_i = ashr i28 %tmp_i2, %sh_assign_3_i_cast1

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:319  %tmp_20_i_cast = zext i28 %tmp_20_i to i32

]]></node>
<StgValue><ssdm name="tmp_20_i_cast"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:320  %p_in_i = select i1 %isNeg_1, i32 %tmp_18_i, i32 %tmp_20_i_cast

]]></node>
<StgValue><ssdm name="p_in_i"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="28" op_0_bw="32">
<![CDATA[
_ifconv:321  %p_Val2_40 = trunc i32 %p_in_i to i28

]]></node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="28" op_0_bw="28">
<![CDATA[
_ifconv:322  %p_Val2_41 = load i28* @i_reg_V, align 4

]]></node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:323  %p_Val2_42 = add i28 %p_Val2_41, %p_Val2_40

]]></node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:338  %p_Val2_47 = select i1 %control_in_reg_clr_read, i28 %p_5, i28 %p_Val2_42

]]></node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:339  store i28 %p_Val2_47, i28* @i_reg_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:324  %tmp_21_i = sext i28 %p_Val2_42 to i29

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:325  %tmp_22_i = sext i28 %p_Val2_43 to i29

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:326  %p_Val2_44 = add i29 %tmp_22_i, %tmp_21_i

]]></node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:327  %isneg_17 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_44, i32 28)

]]></node>
<StgValue><ssdm name="isneg_17"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="28" op_0_bw="29">
<![CDATA[
_ifconv:328  %p_Val2_45 = trunc i29 %p_Val2_44 to i28

]]></node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:329  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_44, i32 27)

]]></node>
<StgValue><ssdm name="newsignbit_5"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:330  %tmp_24_i = xor i1 %newsignbit_5, true

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:331  %underflow_5 = and i1 %isneg_17, %tmp_24_i

]]></node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:332  %brmerge_i_i_i2 = xor i1 %isneg_17, %newsignbit_5

]]></node>
<StgValue><ssdm name="brmerge_i_i_i2"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:333  %isneg_not_i = xor i1 %isneg_17, true

]]></node>
<StgValue><ssdm name="isneg_not_i"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:334  %brmerge_i2 = or i1 %newsignbit_5, %isneg_not_i

]]></node>
<StgValue><ssdm name="brmerge_i2"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:335  %p_Val2_54_mux_i = select i1 %brmerge_i_i_i2, i28 134217727, i28 %p_Val2_45

]]></node>
<StgValue><ssdm name="p_Val2_54_mux_i"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:336  %p_Val2_i2 = select i1 %underflow_5, i28 -134217728, i28 %p_Val2_45

]]></node>
<StgValue><ssdm name="p_Val2_i2"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:337  %tmp_25_i = select i1 %brmerge_i2, i28 %p_Val2_54_mux_i, i28 %p_Val2_i2

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="563" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:340  %tmp_27_i = sext i28 %tmp_25_i to i32

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:341  %tmp_28_i = shl i32 %tmp_27_i, %sh_assign_5_i_cast

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:342  %tmp_30_i = ashr i28 %tmp_25_i, %sh_assign_5_i_cast1

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:343  %tmp_30_i_cast = zext i28 %tmp_30_i to i32

]]></node>
<StgValue><ssdm name="tmp_30_i_cast"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:344  %p_Val2_0_i_i129_in_i = select i1 %isNeg_2, i32 %tmp_28_i, i32 %tmp_30_i_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_i_i129_in_i"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="28" op_0_bw="32">
<![CDATA[
_ifconv:345  %p_Val2_51 = trunc i32 %p_Val2_0_i_i129_in_i to i28

]]></node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:346  %p_Val2_50 = load i16* @phase_angle_V, align 2

]]></node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
_ifconv:347  %tmp_31_i = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_50, i11 0)

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="29" op_0_bw="27">
<![CDATA[
_ifconv:348  %tmp_31_i_cast = sext i27 %tmp_31_i to i29

]]></node>
<StgValue><ssdm name="tmp_31_i_cast"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:349  %tmp_32_i = zext i28 %p_Val2_51 to i29

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="573" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:350  %p_Val2_52 = sub i29 %tmp_31_i_cast, %tmp_32_i

]]></node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="574" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:351  %p_Val2_53 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %p_Val2_52, i32 11, i32 26)

]]></node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="575" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:352  store i16 %p_Val2_53, i16* @phase_angle_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:353  %msb_V = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %p_Val2_52, i32 25, i32 26)

]]></node>
<StgValue><ssdm name="msb_V"/></StgValue>
</operation>

<operation id="577" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
_ifconv:354  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_52, i32 25)

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="578" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:355  %sin_adr_V = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %p_Val2_52, i32 15, i32 24)

]]></node>
<StgValue><ssdm name="sin_adr_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="579" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:356  %cos_adr_V_3 = xor i10 %sin_adr_V, -1

]]></node>
<StgValue><ssdm name="cos_adr_V_3"/></StgValue>
</operation>

<operation id="580" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:357  %cos_adr_V = select i1 %tmp_144, i10 %cos_adr_V_3, i10 %sin_adr_V

]]></node>
<StgValue><ssdm name="cos_adr_V"/></StgValue>
</operation>

<operation id="581" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:358  %sin_adr_V_1 = select i1 %tmp_144, i10 %sin_adr_V, i10 %cos_adr_V_3

]]></node>
<StgValue><ssdm name="sin_adr_V_1"/></StgValue>
</operation>

<operation id="582" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:359  %tmp_34_i = zext i10 %cos_adr_V to i64

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="583" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="10" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:360  %cos_lut_addr = getelementptr [1024 x i15]* @cos_lut, i64 0, i64 %tmp_34_i

]]></node>
<StgValue><ssdm name="cos_lut_addr"/></StgValue>
</operation>

<operation id="584" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="15" op_0_bw="10">
<![CDATA[
_ifconv:361  %cos_out_V_5 = load i15* %cos_lut_addr, align 2

]]></node>
<StgValue><ssdm name="cos_out_V_5"/></StgValue>
</operation>

<operation id="585" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:363  %tmp_35_i = zext i10 %sin_adr_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="586" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="10" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:364  %cos_lut_addr_1 = getelementptr [1024 x i15]* @cos_lut, i64 0, i64 %tmp_35_i

]]></node>
<StgValue><ssdm name="cos_lut_addr_1"/></StgValue>
</operation>

<operation id="587" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="15" op_0_bw="10">
<![CDATA[
_ifconv:365  %sin_out_V_4 = load i15* %cos_lut_addr_1, align 2

]]></node>
<StgValue><ssdm name="sin_out_V_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="588" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="15" op_0_bw="10">
<![CDATA[
_ifconv:361  %cos_out_V_5 = load i15* %cos_lut_addr, align 2

]]></node>
<StgValue><ssdm name="cos_out_V_5"/></StgValue>
</operation>

<operation id="589" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:362  %cos_out_V_4_i_cast = zext i15 %cos_out_V_5 to i16

]]></node>
<StgValue><ssdm name="cos_out_V_4_i_cast"/></StgValue>
</operation>

<operation id="590" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="15" op_0_bw="10">
<![CDATA[
_ifconv:365  %sin_out_V_4 = load i15* %cos_lut_addr_1, align 2

]]></node>
<StgValue><ssdm name="sin_out_V_4"/></StgValue>
</operation>

<operation id="591" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:366  %sin_out_V_4_i_cast = zext i15 %sin_out_V_4 to i16

]]></node>
<StgValue><ssdm name="sin_out_V_4_i_cast"/></StgValue>
</operation>

<operation id="592" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:367  %tmp_36_i = icmp eq i2 %msb_V, 1

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="593" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:368  %tmp_37_i = icmp eq i2 %msb_V, 0

]]></node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="594" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:369  %tmp_38_i = icmp eq i2 %msb_V, -1

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="595" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:370  %sin_out_V = sub i16 0, %sin_out_V_4_i_cast

]]></node>
<StgValue><ssdm name="sin_out_V"/></StgValue>
</operation>

<operation id="596" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:371  %cos_out_V = sub i16 0, %cos_out_V_4_i_cast

]]></node>
<StgValue><ssdm name="cos_out_V"/></StgValue>
</operation>

<operation id="597" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:372  %sel_tmp3_demorgan_i = or i1 %tmp_36_i, %tmp_37_i

]]></node>
<StgValue><ssdm name="sel_tmp3_demorgan_i"/></StgValue>
</operation>

<operation id="598" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:373  %sel_tmp3_i = xor i1 %sel_tmp3_demorgan_i, true

]]></node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="599" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:374  %sel_tmp4_i = and i1 %tmp_38_i, %sel_tmp3_i

]]></node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="600" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:375  %cos_out_V_1 = select i1 %sel_tmp4_i, i16 %cos_out_V_4_i_cast, i16 %cos_out_V

]]></node>
<StgValue><ssdm name="cos_out_V_1"/></StgValue>
</operation>

<operation id="601" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:376  %sel_tmp6_i = xor i1 %tmp_36_i, true

]]></node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="602" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:377  %sel_tmp7_i = and i1 %tmp_37_i, %sel_tmp6_i

]]></node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="603" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:378  %cos_out_V_6 = select i1 %sel_tmp7_i, i16 %cos_out_V_4_i_cast, i16 %cos_out_V_1

]]></node>
<StgValue><ssdm name="cos_out_V_6"/></StgValue>
</operation>

<operation id="604" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:379  %newSel8 = select i1 %sel_tmp7_i, i16 %sin_out_V_4_i_cast, i16 %sin_out_V

]]></node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="605" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:380  %or_cond6 = or i1 %sel_tmp7_i, %sel_tmp4_i

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="606" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:381  %newSel9 = select i1 %tmp_36_i, i16 %sin_out_V_4_i_cast, i16 %sin_out_V

]]></node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="607" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:382  %sin_out_V_5 = select i1 %or_cond6, i16 %newSel8, i16 %newSel9

]]></node>
<StgValue><ssdm name="sin_out_V_5"/></StgValue>
</operation>

<operation id="608" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:383  %p_Val2_65 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %cos_out_V_6, i32 4, i32 15)

]]></node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="609" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:384  %p_Val2_67 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %sin_out_V_5, i32 4, i32 15)

]]></node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:436  %isneg_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %cos_out_V_6, i32 15)

]]></node>
<StgValue><ssdm name="isneg_18"/></StgValue>
</operation>

<operation id="611" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:462  %isneg_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %sin_out_V_5, i32 15)

]]></node>
<StgValue><ssdm name="isneg_19"/></StgValue>
</operation>

<operation id="612" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:493  store i12 %p_Val2_67, i12* %p_Val2_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:494  store i12 %p_Val2_65, i12* %p_Val2_s, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="614" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:385  %tmp_70 = icmp eq i16 %p_Val2_61, 0

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="615" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:386  %tmp_V = sext i16 %p_Val2_61 to i17

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="616" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="isneg_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:387  %tmp_V_1 = sub i17 0, %tmp_V

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="617" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:388  %tmp_V_15 = select i1 %isneg_13, i17 %tmp_V_1, i17 %tmp_V

]]></node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="618" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:389  %p_Result_33 = call i17 @llvm.part.select.i17(i17 %tmp_V_15, i32 16, i32 0) nounwind

]]></node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="619" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
_ifconv:390  %p_Result_34 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_33)

]]></node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="620" st_id="36" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:391  %tmp_71 = call i32 @llvm.cttz.i32(i32 %p_Result_34, i1 true) nounwind

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="621" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:393  %tmp_145 = trunc i32 %tmp_71 to i8

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="622" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:410  %tmp_81 = icmp eq i16 %p_Val2_63, 0

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="623" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:411  %tmp_V_2 = sext i16 %p_Val2_63 to i17

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="624" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="isneg_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:412  %tmp_V_3 = sub i17 0, %tmp_V_2

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="625" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:413  %tmp_V_16 = select i1 %isneg_14, i17 %tmp_V_3, i17 %tmp_V_2

]]></node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="626" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:414  %p_Result_37 = call i17 @llvm.part.select.i17(i17 %tmp_V_16, i32 16, i32 0) nounwind

]]></node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="627" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
_ifconv:415  %p_Result_38 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_37)

]]></node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:416  %tmp_82 = call i32 @llvm.cttz.i32(i32 %p_Result_38, i1 true) nounwind

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="629" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:418  %tmp_147 = trunc i32 %tmp_82 to i8

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="630" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:435  %tmp_91 = icmp eq i12 %p_Val2_65, 0

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="631" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="13" op_0_bw="12">
<![CDATA[
_ifconv:437  %tmp_V_4 = sext i12 %p_Val2_65 to i13

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="632" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="isneg_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:438  %tmp_V_5 = sub i13 0, %tmp_V_4

]]></node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="633" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:439  %tmp_V_17 = select i1 %isneg_18, i13 %tmp_V_5, i13 %tmp_V_4

]]></node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:440  %p_Result_41 = call i13 @llvm.part.select.i13(i13 %tmp_V_17, i32 12, i32 0) nounwind

]]></node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="635" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv:441  %p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 -1, i13 %p_Result_41)

]]></node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="636" st_id="36" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:442  %tmp_92 = call i32 @llvm.cttz.i32(i32 %p_Result_42, i1 true) nounwind

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="637" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:444  %tmp_150 = trunc i32 %tmp_92 to i8

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="638" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:461  %tmp_101 = icmp eq i12 %p_Val2_67, 0

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="639" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="13" op_0_bw="12">
<![CDATA[
_ifconv:463  %tmp_V_6 = sext i12 %p_Val2_67 to i13

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="640" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="isneg_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:464  %tmp_V_7 = sub i13 0, %tmp_V_6

]]></node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="641" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:465  %tmp_V_18 = select i1 %isneg_19, i13 %tmp_V_7, i13 %tmp_V_6

]]></node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="642" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:466  %p_Result_45 = call i13 @llvm.part.select.i13(i13 %tmp_V_18, i32 12, i32 0) nounwind

]]></node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="643" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv:467  %p_Result_46 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 -1, i13 %p_Result_45)

]]></node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="644" st_id="36" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:468  %tmp_102 = call i32 @llvm.cttz.i32(i32 %p_Result_46, i1 true) nounwind

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="645" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:470  %tmp_153 = trunc i32 %tmp_102 to i8

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="646" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:392  %j = sub nsw i32 16, %tmp_71

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="647" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:395  %tmp_72 = icmp eq i32 %tmp_71, 16

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="648" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:397  %tmp_73 = icmp sgt i32 %j, 23

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="649" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:398  %tmp_74 = add nsw i32 %j, -23

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="650" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:399  %tmp_75 = select i1 %tmp_73, i32 %tmp_74, i32 0

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="651" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:400  %tmp_76 = add nsw i32 %j, -1

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="652" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:401  %p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_15, i32 %tmp_75, i32 %tmp_76) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="653" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:403  %tmp_77 = icmp slt i32 %j, 23

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="654" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:404  %tmp_146 = trunc i32 %j to i23

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="655" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:405  %tmp_79 = sub i23 23, %tmp_146

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:406  %tmp_88_cast = select i1 %tmp_77, i23 %tmp_79, i23 0

]]></node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:417  %j_1 = sub nsw i32 16, %tmp_82

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:420  %tmp_83 = icmp eq i32 %tmp_82, 16

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:422  %tmp_84 = icmp sgt i32 %j_1, 23

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:423  %tmp_85 = add nsw i32 %j_1, -23

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:424  %tmp_86 = select i1 %tmp_84, i32 %tmp_85, i32 0

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:425  %tmp_87 = add nsw i32 %j_1, -1

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:426  %p_Result_8 = call i17 @llvm.part.select.i17(i17 %tmp_V_16, i32 %tmp_86, i32 %tmp_87) nounwind

]]></node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:428  %tmp_88 = icmp slt i32 %j_1, 23

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:429  %tmp_148 = trunc i32 %j_1 to i23

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="666" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:430  %tmp_89 = sub i23 23, %tmp_148

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="667" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:431  %tmp_101_cast = select i1 %tmp_88, i23 %tmp_89, i23 0

]]></node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:443  %j_2 = sub nsw i32 12, %tmp_92

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:446  %tmp_93 = icmp eq i32 %tmp_92, 12

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:448  %tmp_94 = icmp sgt i32 %j_2, 23

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:449  %tmp_95 = add nsw i32 %j_2, -23

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:450  %tmp_96 = select i1 %tmp_94, i32 %tmp_95, i32 0

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:451  %tmp_97 = add nsw i32 %j_2, -1

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:452  %p_Result_20 = call i13 @llvm.part.select.i13(i13 %tmp_V_17, i32 %tmp_96, i32 %tmp_97) nounwind

]]></node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="675" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:454  %tmp_98 = icmp slt i32 %j_2, 23

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="676" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:455  %tmp_151 = trunc i32 %j_2 to i23

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="677" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:456  %tmp_99 = sub i23 23, %tmp_151

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="678" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:457  %tmp_114_cast = select i1 %tmp_98, i23 %tmp_99, i23 0

]]></node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="679" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:469  %j_3 = sub nsw i32 12, %tmp_102

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="680" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:472  %tmp_103 = icmp eq i32 %tmp_102, 12

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="681" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:474  %tmp_104 = icmp sgt i32 %j_3, 23

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="682" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:475  %tmp_105 = add nsw i32 %j_3, -23

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="683" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:476  %tmp_106 = select i1 %tmp_104, i32 %tmp_105, i32 0

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="684" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:477  %tmp_107 = add nsw i32 %j_3, -1

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="685" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:478  %p_Result_25 = call i13 @llvm.part.select.i13(i13 %tmp_V_18, i32 %tmp_106, i32 %tmp_107) nounwind

]]></node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="686" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:480  %tmp_108 = icmp slt i32 %j_3, 23

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="687" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:481  %tmp_154 = trunc i32 %j_3 to i23

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="688" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:482  %tmp_109 = sub i23 23, %tmp_154

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:483  %tmp_127_cast = select i1 %tmp_108, i23 %tmp_109, i23 0

]]></node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="690" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:394  %p_Repl2_2_trunc = sub i8 -126, %tmp_145

]]></node>
<StgValue><ssdm name="p_Repl2_2_trunc"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:396  %p_Result_35 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_13, i8 %p_Repl2_2_trunc, i23 0)

]]></node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="23" op_0_bw="17">
<![CDATA[
_ifconv:402  %man_V = sext i17 %p_Result_s to i23

]]></node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:407  %man_V_18 = shl i23 %man_V, %tmp_88_cast

]]></node>
<StgValue><ssdm name="man_V_18"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:408  %p_Result_36 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_13, i8 %p_Repl2_2_trunc, i23 %man_V_18)

]]></node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:409  %res_V = select i1 %tmp_72, i32 %p_Result_35, i32 %p_Result_36

]]></node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:419  %p_Repl2_6_trunc = sub i8 -126, %tmp_147

]]></node>
<StgValue><ssdm name="p_Repl2_6_trunc"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:421  %p_Result_39 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_14, i8 %p_Repl2_6_trunc, i23 0)

]]></node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="23" op_0_bw="17">
<![CDATA[
_ifconv:427  %man_V_11 = sext i17 %p_Result_8 to i23

]]></node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:432  %man_V_19 = shl i23 %man_V_11, %tmp_101_cast

]]></node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:433  %p_Result_40 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_14, i8 %p_Repl2_6_trunc, i23 %man_V_19)

]]></node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:434  %res_V_5 = select i1 %tmp_83, i32 %p_Result_39, i32 %p_Result_40

]]></node>
<StgValue><ssdm name="res_V_5"/></StgValue>
</operation>

<operation id="702" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:445  %p_Repl2_10_trunc = sub i8 -128, %tmp_150

]]></node>
<StgValue><ssdm name="p_Repl2_10_trunc"/></StgValue>
</operation>

<operation id="703" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:447  %p_Result_43 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_18, i8 %p_Repl2_10_trunc, i23 0)

]]></node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="704" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="23" op_0_bw="13">
<![CDATA[
_ifconv:453  %man_V_13 = sext i13 %p_Result_20 to i23

]]></node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="705" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:458  %man_V_20 = shl i23 %man_V_13, %tmp_114_cast

]]></node>
<StgValue><ssdm name="man_V_20"/></StgValue>
</operation>

<operation id="706" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:459  %p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_18, i8 %p_Repl2_10_trunc, i23 %man_V_20)

]]></node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="707" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:460  %res_V_8 = select i1 %tmp_93, i32 %p_Result_43, i32 %p_Result_44

]]></node>
<StgValue><ssdm name="res_V_8"/></StgValue>
</operation>

<operation id="708" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:471  %p_Repl2_14_trunc = sub i8 -128, %tmp_153

]]></node>
<StgValue><ssdm name="p_Repl2_14_trunc"/></StgValue>
</operation>

<operation id="709" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:473  %p_Result_47 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_19, i8 %p_Repl2_14_trunc, i23 0)

]]></node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="710" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="23" op_0_bw="13">
<![CDATA[
_ifconv:479  %man_V_15 = sext i13 %p_Result_25 to i23

]]></node>
<StgValue><ssdm name="man_V_15"/></StgValue>
</operation>

<operation id="711" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:484  %man_V_21 = shl i23 %man_V_15, %tmp_127_cast

]]></node>
<StgValue><ssdm name="man_V_21"/></StgValue>
</operation>

<operation id="712" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ifconv:485  %p_Result_48 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %isneg_19, i8 %p_Repl2_14_trunc, i23 %man_V_21)

]]></node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="713" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:486  %res_V_11 = select i1 %tmp_103, i32 %p_Result_47, i32 %p_Result_48

]]></node>
<StgValue><ssdm name="res_V_11"/></StgValue>
</operation>

<operation id="714" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:487  %p_Repl2_11 = select i1 %tmp_70, i32 0, i32 %res_V

]]></node>
<StgValue><ssdm name="p_Repl2_11"/></StgValue>
</operation>

<operation id="715" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:488  %p_Repl2_10 = select i1 %tmp_81, i32 0, i32 %res_V_5

]]></node>
<StgValue><ssdm name="p_Repl2_10"/></StgValue>
</operation>

<operation id="716" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:489  %p_Repl2_9 = select i1 %tmp_91, i32 0, i32 %res_V_8

]]></node>
<StgValue><ssdm name="p_Repl2_9"/></StgValue>
</operation>

<operation id="717" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:490  %p_Repl2_8 = select i1 %tmp_101, i32 0, i32 %res_V_11

]]></node>
<StgValue><ssdm name="p_Repl2_8"/></StgValue>
</operation>

<operation id="718" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:491  %p_Result_49 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %p_Repl2_11, i32 %p_Repl2_10, i32 %p_Repl2_9, i32 %p_Repl2_8)

]]></node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="719" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv:492  call void @_ssdm_op_Write.axis.volatile.i128P(i128* %s_out_V_V, i128 %p_Result_49)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:495  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
