Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 11:33:49 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.728     -388.400                    131                  967        0.147        0.000                      0                  967        3.000        0.000                       0                   513  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.728     -388.400                    131                  967        0.147        0.000                      0                  967        3.000        0.000                       0                   513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          131  Failing Endpoints,  Worst Slack       -5.728ns,  Total Violation     -388.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.728ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.706ns  (logic 7.928ns (62.396%)  route 4.778ns (37.604%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  mult2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.345    mult2/out_reg[27]_i_1__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.679 r  mult2/out_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.679    dsp_outp0/out[13]
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.679    
  -------------------------------------------------------------------
                         slack                                 -5.728    

Slack (VIOLATED) :        -5.707ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.685ns  (logic 7.907ns (62.334%)  route 4.778ns (37.666%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  mult2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.345    mult2/out_reg[27]_i_1__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.658 r  mult2/out_reg[31]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    13.658    dsp_outp0/out[15]
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                 -5.707    

Slack (VIOLATED) :        -5.633ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 7.833ns (62.113%)  route 4.778ns (37.887%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  mult2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.345    mult2/out_reg[27]_i_1__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.584 r  mult2/out_reg[31]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    13.584    dsp_outp0/out[14]
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                                 -5.633    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 7.817ns (62.065%)  route 4.778ns (37.935%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  mult2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.345    mult2/out_reg[27]_i_1__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.568 r  mult2/out_reg[31]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    13.568    dsp_outp0/out[12]
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y84         FDRE                                         r  dsp_outp0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.592ns  (logic 7.814ns (62.056%)  route 4.778ns (37.944%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.565 r  mult2/out_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.565    dsp_outp0/out[9]
    SLICE_X35Y83         FDRE                                         r  dsp_outp0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y83         FDRE                                         r  dsp_outp0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 7.928ns (63.011%)  route 4.654ns (36.989%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.907     5.485    dsp_inp2/out__1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  dsp_inp2/out_i_23/O
                         net (fo=1, routed)           0.393     6.003    mult1/mult1_left[11]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    10.039 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.041    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.559 r  mult1/out__0__0/P[0]
                         net (fo=1, routed)           0.760    12.319    mult1/out__0__0_n_105
    SLICE_X35Y71         LUT3 (Prop_lut3_I2_O)        0.124    12.443 r  mult1/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.443    mult1/out[19]_i_7__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.993 r  mult1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.993    mult1/out_reg[19]_i_1__0_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  mult1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.107    mult1/out_reg[23]_i_1__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  mult1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    mult1/out_reg[27]_i_1__0_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.555 r  mult1/out_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.555    dsp_outp1/out[13]
    SLICE_X35Y74         FDRE                                         r  dsp_outp1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y74         FDRE                                         r  dsp_outp1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.593ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 7.793ns (61.993%)  route 4.778ns (38.007%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.544 r  mult2/out_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    13.544    dsp_outp0/out[11]
    SLICE_X35Y83         FDRE                                         r  dsp_outp0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y83         FDRE                                         r  dsp_outp0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                 -5.593    

Slack (VIOLATED) :        -5.583ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.561ns  (logic 7.907ns (62.950%)  route 4.654ns (37.050%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.907     5.485    dsp_inp2/out__1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  dsp_inp2/out_i_23/O
                         net (fo=1, routed)           0.393     6.003    mult1/mult1_left[11]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    10.039 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.041    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.559 r  mult1/out__0__0/P[0]
                         net (fo=1, routed)           0.760    12.319    mult1/out__0__0_n_105
    SLICE_X35Y71         LUT3 (Prop_lut3_I2_O)        0.124    12.443 r  mult1/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.443    mult1/out[19]_i_7__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.993 r  mult1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.993    mult1/out_reg[19]_i_1__0_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  mult1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.107    mult1/out_reg[23]_i_1__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  mult1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    mult1/out_reg[27]_i_1__0_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.534 r  mult1/out_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.534    dsp_outp1/out[15]
    SLICE_X35Y74         FDRE                                         r  dsp_outp1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y74         FDRE                                         r  dsp_outp1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -5.583    

Slack (VIOLATED) :        -5.519ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 7.719ns (61.768%)  route 4.778ns (38.232%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.965     5.543    dsp_inp0/out__1
    SLICE_X35Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.667 r  dsp_inp0/out_i_20__0/O
                         net (fo=1, routed)           0.393     6.061    mult2/mult2_left[14]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.097 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.099    mult2/out__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.617 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.826    12.443    mult2/out__0__0_n_105
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  mult2/out[19]_i_7__1/O
                         net (fo=1, routed)           0.000    12.567    mult2/out[19]_i_7__1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.117 r  mult2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.117    mult2/out_reg[19]_i_1__1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  mult2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.231    mult2/out_reg[23]_i_1__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.470 r  mult2/out_reg[27]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    13.470    dsp_outp0/out[10]
    SLICE_X35Y83         FDRE                                         r  dsp_outp0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X35Y83         FDRE                                         r  dsp_outp0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                 -5.519    

Slack (VIOLATED) :        -5.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 7.833ns (62.730%)  route 4.654ns (37.270%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y74         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=3, routed)           0.705     2.196    fsm3/fsm3_out[25]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.124     2.320 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.636     2.956    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.080 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=5, routed)           0.419     3.499    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.623 f  fsm3/C_addr0[3]_INST_0_i_7/O
                         net (fo=7, routed)           0.832     4.455    fsm5/out_reg[0]_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.579 r  fsm5/out[31]_i_2/O
                         net (fo=412, routed)         0.907     5.485    dsp_inp2/out__1
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  dsp_inp2/out_i_23/O
                         net (fo=1, routed)           0.393     6.003    mult1/mult1_left[11]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    10.039 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.041    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.559 r  mult1/out__0__0/P[0]
                         net (fo=1, routed)           0.760    12.319    mult1/out__0__0_n_105
    SLICE_X35Y71         LUT3 (Prop_lut3_I2_O)        0.124    12.443 r  mult1/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.443    mult1/out[19]_i_7__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.993 r  mult1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.993    mult1/out_reg[19]_i_1__0_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.107 r  mult1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.107    mult1/out_reg[23]_i_1__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  mult1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    mult1/out_reg[27]_i_1__0_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  mult1/out_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.460    dsp_outp1/out[14]
    SLICE_X35Y74         FDRE                                         r  dsp_outp1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y74         FDRE                                         r  dsp_outp1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 -5.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X43Y63         FDRE                                         r  C_i_j0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[21]/Q
                         net (fo=1, routed)           0.099     0.650    dsp_inp4/out_reg[21]_0
    SLICE_X41Y63         FDRE                                         r  dsp_inp4/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X41Y63         FDRE                                         r  dsp_inp4/out_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.072     0.504    dsp_inp4/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X37Y63         FDRE                                         r  C_i_j0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[11]/Q
                         net (fo=1, routed)           0.101     0.652    dsp_inp4/out_reg[11]_0
    SLICE_X39Y63         FDRE                                         r  dsp_inp4/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X39Y63         FDRE                                         r  dsp_inp4/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    dsp_inp4/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X37Y63         FDRE                                         r  C_i_j0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[22]/Q
                         net (fo=1, routed)           0.101     0.652    dsp_inp4/out_reg[22]_0
    SLICE_X39Y63         FDRE                                         r  dsp_inp4/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X39Y63         FDRE                                         r  dsp_inp4/out_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.066     0.498    dsp_inp4/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X41Y62         FDRE                                         r  C_i_j0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[30]/Q
                         net (fo=1, routed)           0.102     0.653    dsp_inp4/out_reg[30]_0
    SLICE_X42Y62         FDRE                                         r  dsp_inp4/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X42Y62         FDRE                                         r  dsp_inp4/out_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.063     0.495    dsp_inp4/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dsp_outp0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    dsp_outp0/clk
    SLICE_X33Y70         FDRE                                         r  dsp_outp0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dsp_outp0/out_reg[9]/Q
                         net (fo=1, routed)           0.115     0.666    v0/out_reg[9]_1
    SLICE_X33Y68         FDRE                                         r  v0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    v0/clk
    SLICE_X33Y68         FDRE                                         r  v0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.072     0.504    v0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dsp_outp1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    dsp_outp1/clk
    SLICE_X35Y72         FDRE                                         r  dsp_outp1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dsp_outp1/out_reg[20]/Q
                         net (fo=1, routed)           0.115     0.666    dsp_inp0/Q[4]
    SLICE_X33Y71         FDRE                                         r  dsp_inp0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp0/clk
    SLICE_X33Y71         FDRE                                         r  dsp_inp0/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.070     0.502    dsp_inp0/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X39Y61         FDRE                                         r  C_i_j0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[5]/Q
                         net (fo=1, routed)           0.116     0.667    dsp_inp4/out_reg[5]_0
    SLICE_X39Y62         FDRE                                         r  dsp_inp4/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X39Y62         FDRE                                         r  dsp_inp4/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.070     0.502    dsp_inp4/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X45Y62         FDRE                                         r  C_i_j0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[23]/Q
                         net (fo=1, routed)           0.116     0.668    dsp_inp4/out_reg[23]_0
    SLICE_X43Y62         FDRE                                         r  dsp_inp4/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X43Y62         FDRE                                         r  dsp_inp4/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.066     0.498    dsp_inp4/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X38Y64         FDRE                                         r  C_i_j0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  C_i_j0/out_reg[15]/Q
                         net (fo=1, routed)           0.101     0.675    dsp_inp4/out_reg[15]_0
    SLICE_X37Y64         FDRE                                         r  dsp_inp4/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X37Y64         FDRE                                         r  dsp_inp4/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.072     0.504    dsp_inp4/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.630%)  route 0.131ns (41.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    fsm6/clk
    SLICE_X39Y67         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm6/out_reg[0]/Q
                         net (fo=10, routed)          0.131     0.682    fsm6/fsm6_out[0]
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.727 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.727    done_reg1/out_reg[0]_0
    SLICE_X36Y67         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    done_reg1/clk
    SLICE_X36Y67         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y61  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y64  C_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y64  C_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y64  C_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y64  C_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  C_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y61  C_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y61  C_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y61  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y61  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y61  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y61  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y64  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y61  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y61  C_i_j0/out_reg[18]/C



