// Seed: 631144031
module module_0 ();
  tri  id_1;
  wire id_4 = id_2;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    output wand id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    input tri id_14
);
  wire id_16;
  wire id_17;
  wire id_18, id_19;
  assign id_18 = id_17;
  supply0 id_20 = 1;
  always #1 id_1 = 1'b0;
  module_0();
endmodule
