# HDL_practice

References:

[open fpga verilog tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki)

[low level bits hacks](https://catonmat.net/low-level-bit-hacks)

[yosys](https://www.yosyshq.com/open-source-projects)

[verilogguide](https://verilogguide.readthedocs.io/en/latest/index.html)

[HDL guides](https://pythondsp.readthedocs.io/en/latest/index.html)

ICE40

[ice40 viewer](https://knielsen.github.io/ice40_viewer/ice40_viewer.html)

[git hub ice40 viewer](https://github.com/knielsen/ice40_viewer)


Cores

[freerangefactory](https://freerangefactory.org/cores.html)

[fabriziotappero](https://github.com/fabriziotappero/ip-cores)
