// Seed: 3090534040
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3
);
  wire id_5;
endmodule
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output logic module_1,
    input tri0 id_7,
    inout supply1 id_8
);
  wire id_10, id_11;
  module_0(
      id_1, id_4, id_3, id_8
  );
  always_latch @(id_3 or id_5, 1'h0 or 1 != id_7 or posedge id_7 or posedge 1) begin
    id_6 <= 1;
    disable id_12;
  end
endmodule
