


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity exe1b is
    Port (
    
    input_w             : in std_logic;
    a_data              : in std_logic;
    b_data              : in std_logic;
    clock               : in std_logic;
    
    dat_4               : out std_logic;
    dat_5               : out std_logic
    
     );
    end exe1b;    
architecture Behavioral of exe1b is

begin


end Behavioral;

