# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1_1.srcs/sources_1/new/decoder_behavioral.vhd" \
"../../../../Lab1_1.srcs/sim_1/new/decoder_behavioral_testbench.vhd" \

# Do not sort compile order
nosort
