{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731063947360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731063947360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 13:05:47 2024 " "Processing started: Fri Nov  8 13:05:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731063947360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063947360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_SoC -c IP_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_SoC -c IP_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063947360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731063947872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731063947872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/rtl/ram1_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/rtl/ram1_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1_controller " "Found entity 1: RAM1_controller" {  } { { "../rtl/RAM1_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/RAM1_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/rtl/pim_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/rtl/pim_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PIM_controller " "Found entity 1: PIM_controller" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/rtl/io_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/rtl/io_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_controller " "Found entity 1: IO_controller" {  } { { "../rtl/IO_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/IO_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/rtl/soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/rtl/soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "../rtl/SoC.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954340 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_controller.sv(91) " "Verilog HDL warning at ram_controller.sv(91): extended using \"x\" or \"z\"" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731063954342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/rtl/ram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/rtl/ram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller " "Found entity 1: ram_controller" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954343 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../rtl/FemtoRV32IM.v(54) " "Unrecognized synthesis attribute \"onehot\" at ../rtl/FemtoRV32IM.v(54)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954344 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../rtl/FemtoRV32IM.v(392) " "Unrecognized synthesis attribute \"onehot\" at ../rtl/FemtoRV32IM.v(392)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 392 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954345 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../rtl/FemtoRV32IM.v(431) " "Unrecognized synthesis attribute \"parallel_case\" at ../rtl/FemtoRV32IM.v(431)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 431 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/rtl/femtorv32im.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/rtl/femtorv32im.v" { { "Info" "ISGN_ENTITY_NAME" "1 FemtoRV32IM " "Found entity 1: FemtoRV32IM" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/ip/ram1_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/ip/ram1_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1_IP " "Found entity 1: RAM1_IP" {  } { { "../ip/RAM1_IP.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM1_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/thesis2/ip_soc/ip/ram2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/thesis2/ip_soc/ip/ram2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2_IP " "Found entity 1: RAM2_IP" {  } { { "../ip/RAM2_IP.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM2_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoC " "Elaborating entity \"SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731063954446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FemtoRV32IM FemtoRV32IM:CPU " "Elaborating entity \"FemtoRV32IM\" for hierarchy \"FemtoRV32IM:CPU\"" {  } { { "../rtl/SoC.sv" "CPU" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FemtoRV32IM.v(143) " "Verilog HDL assignment warning at FemtoRV32IM.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954538 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "FemtoRV32IM.v(224) " "Verilog HDL error at FemtoRV32IM.v(224): constant value overflow" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 224 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1731063954540 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FemtoRV32IM.v(256) " "Verilog HDL assignment warning at FemtoRV32IM.v(256): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954541 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FemtoRV32IM.v(425) " "Verilog HDL assignment warning at FemtoRV32IM.v(425): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954542 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FemtoRV32IM.v(439) " "Verilog HDL assignment warning at FemtoRV32IM.v(439): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954543 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FemtoRV32IM.v(445) " "Verilog HDL assignment warning at FemtoRV32IM.v(445): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954543 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FemtoRV32IM.v(449) " "Verilog HDL assignment warning at FemtoRV32IM.v(449): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954543 "|SoC|FemtoRV32IM:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FemtoRV32IM.v(453) " "Verilog HDL assignment warning at FemtoRV32IM.v(453): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/FemtoRV32IM.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731063954543 "|SoC|FemtoRV32IM:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1_controller RAM1_controller:RAM1_Control " "Elaborating entity \"RAM1_controller\" for hierarchy \"RAM1_controller:RAM1_Control\"" {  } { { "../rtl/SoC.sv" "RAM1_Control" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL " "Elaborating entity \"ram_controller\" for hierarchy \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\"" {  } { { "../rtl/RAM1_controller.sv" "RAM1_CTRL" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/RAM1_controller.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1_IP RAM1_IP:RAM1 " "Elaborating entity \"RAM1_IP\" for hierarchy \"RAM1_IP:RAM1\"" {  } { { "../rtl/SoC.sv" "RAM1" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM1_IP:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM1_IP.v" "altsyncram_component" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM1_IP.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM1_IP:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM1_IP.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM1_IP.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM1_IP:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../firmware/main.mif " "Parameter \"init_file\" = \"../firmware/main.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063954788 ""}  } { { "../ip/RAM1_IP.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM1_IP.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731063954788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8tv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8tv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8tv1 " "Found entity 1: altsyncram_8tv1" {  } { { "db/altsyncram_8tv1.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_8tv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8tv1 RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated " "Elaborating entity \"altsyncram_8tv1\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8m2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8m2 " "Found entity 1: altsyncram_l8m2" {  } { { "db/altsyncram_l8m2.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_l8m2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063954939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063954939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l8m2 RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|altsyncram_l8m2:altsyncram1 " "Elaborating entity \"altsyncram_l8m2\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|altsyncram_l8m2:altsyncram1\"" {  } { { "db/altsyncram_8tv1.tdf" "altsyncram1" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_8tv1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063954939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8tv1.tdf" "mgl_prim2" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_8tv1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8tv1.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_8tv1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956020 ""}  } { { "db/altsyncram_8tv1.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_8tv1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731063956020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM1_IP:RAM1\|altsyncram:altsyncram_component\|altsyncram_8tv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2_IP RAM2_IP:RAM2 " "Elaborating entity \"RAM2_IP\" for hierarchy \"RAM2_IP:RAM2\"" {  } { { "../rtl/SoC.sv" "RAM2" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2_IP:RAM2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM2_IP.v" "altsyncram_component" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM2_IP.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2_IP:RAM2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM2_IP.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM2_IP.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2_IP:RAM2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../firmware/pim.mif " "Parameter \"init_file\" = \"../firmware/pim.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956455 ""}  } { { "../ip/RAM2_IP.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/ip/RAM2_IP.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731063956455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqv1 " "Found entity 1: altsyncram_aqv1" {  } { { "db/altsyncram_aqv1.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_aqv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063956495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063956495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqv1 RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated " "Elaborating entity \"altsyncram_aqv1\" for hierarchy \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5m2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5m2 " "Found entity 1: altsyncram_m5m2" {  } { { "db/altsyncram_m5m2.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_m5m2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063956606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063956606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5m2 RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|altsyncram_m5m2:altsyncram1 " "Elaborating entity \"altsyncram_m5m2\" for hierarchy \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|altsyncram_m5m2:altsyncram1\"" {  } { { "db/altsyncram_aqv1.tdf" "altsyncram1" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_aqv1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_aqv1.tdf" "mgl_prim2" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_aqv1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_aqv1.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_aqv1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM2_IP:RAM2\|altsyncram:altsyncram_component\|altsyncram_aqv1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011314 " "Parameter \"NODE_NAME\" = \"1380011314\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731063956654 ""}  } { { "db/altsyncram_aqv1.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_aqv1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731063956654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIM_controller PIM_controller:PIM_Control " "Elaborating entity \"PIM_controller\" for hierarchy \"PIM_controller:PIM_Control\"" {  } { { "../rtl/SoC.sv" "PIM_Control" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:IO_Control " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:IO_Control\"" {  } { { "../rtl/SoC.sv" "IO_Control" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/SoC.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063956674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a884 " "Found entity 1: altsyncram_a884" {  } { { "db/altsyncram_a884.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/altsyncram_a884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063957946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063957946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063958940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063958940 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063959009 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731063959126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.08.13:06:01 Progress: Loading sld961559a8/alt_sld_fab_wrapper_hw.tcl " "2024.11.08.13:06:01 Progress: Loading sld961559a8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063962010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063964143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063964335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063966924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063967023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063967121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063967234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063967251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063967251 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731063968032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld961559a8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld961559a8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld961559a8/alt_sld_fab.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063968218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063968301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063968302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063968354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063968433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/ip/sld961559a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731063968492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063968492 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FemtoRV32IM:PIM\|registerFile " "RAM logic \"FemtoRV32IM:PIM\|registerFile\" is uninferred due to asynchronous read logic" {  } { { "../rtl/FemtoRV32IM.v" "registerFile" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 86 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731063969825 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FemtoRV32IM:CPU\|registerFile " "RAM logic \"FemtoRV32IM:CPU\|registerFile\" is uninferred due to asynchronous read logic" {  } { { "../rtl/FemtoRV32IM.v" "registerFile" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/FemtoRV32IM.v" 86 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731063969825 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731063969825 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/IP_SoC.ram1_FemtoRV32IM_4c81e39e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/IP_SoC.ram1_FemtoRV32IM_4c81e39e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1731063970657 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/IP_SoC.ram1_FemtoRV32IM_4c81e39e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Study/FALL2024/Thesis2/IP_SoC/syn/db/IP_SoC.ram1_FemtoRV32IM_4c81e39e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1731063970666 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[23\] FemtoRV32IM:PIM\|instr\[23\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[23\]\" to the node \"FemtoRV32IM:PIM\|instr\[23\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[24\] FemtoRV32IM:PIM\|instr\[24\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[24\]\" to the node \"FemtoRV32IM:PIM\|instr\[24\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rbusy FemtoRV32IM:PIM\|instr\[6\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rbusy\" to the node \"FemtoRV32IM:PIM\|instr\[6\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_wbusy FemtoRV32IM:PIM\|always4 " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_wbusy\" to the node \"FemtoRV32IM:PIM\|always4\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[6\] FemtoRV32IM:PIM\|instr\[6\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[6\]\" to the node \"FemtoRV32IM:PIM\|instr\[6\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[5\] FemtoRV32IM:PIM\|instr\[5\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[5\]\" to the node \"FemtoRV32IM:PIM\|instr\[5\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[4\] FemtoRV32IM:PIM\|instr\[4\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[4\]\" to the node \"FemtoRV32IM:PIM\|instr\[4\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[3\] FemtoRV32IM:PIM\|instr\[3\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[3\]\" to the node \"FemtoRV32IM:PIM\|instr\[3\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[2\] FemtoRV32IM:PIM\|instr\[2\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[2\]\" to the node \"FemtoRV32IM:PIM\|instr\[2\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[13\] FemtoRV32IM:PIM\|instr\[13\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[13\]\" to the node \"FemtoRV32IM:PIM\|instr\[13\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[12\] FemtoRV32IM:PIM\|instr\[12\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[12\]\" to the node \"FemtoRV32IM:PIM\|instr\[12\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[22\] FemtoRV32IM:PIM\|instr\[22\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[22\]\" to the node \"FemtoRV32IM:PIM\|instr\[22\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[21\] FemtoRV32IM:PIM\|instr\[21\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[21\]\" to the node \"FemtoRV32IM:PIM\|instr\[21\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[9\] FemtoRV32IM:PIM\|instr\[9\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[9\]\" to the node \"FemtoRV32IM:PIM\|instr\[9\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[18\] FemtoRV32IM:PIM\|instr\[18\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[18\]\" to the node \"FemtoRV32IM:PIM\|instr\[18\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[19\] FemtoRV32IM:PIM\|instr\[19\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[19\]\" to the node \"FemtoRV32IM:PIM\|instr\[19\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[31\] FemtoRV32IM:PIM\|instr\[31\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[31\]\" to the node \"FemtoRV32IM:PIM\|instr\[31\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[14\] FemtoRV32IM:PIM\|instr\[14\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[14\]\" to the node \"FemtoRV32IM:PIM\|instr\[14\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[25\] FemtoRV32IM:PIM\|instr\[25\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[25\]\" to the node \"FemtoRV32IM:PIM\|instr\[25\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[10\] FemtoRV32IM:PIM\|instr\[10\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[10\]\" to the node \"FemtoRV32IM:PIM\|instr\[10\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[11\] FemtoRV32IM:PIM\|instr\[11\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[11\]\" to the node \"FemtoRV32IM:PIM\|instr\[11\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[26\] FemtoRV32IM:PIM\|instr\[26\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[26\]\" to the node \"FemtoRV32IM:PIM\|instr\[26\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[27\] FemtoRV32IM:PIM\|instr\[27\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[27\]\" to the node \"FemtoRV32IM:PIM\|instr\[27\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[28\] FemtoRV32IM:PIM\|instr\[28\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[28\]\" to the node \"FemtoRV32IM:PIM\|instr\[28\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[29\] FemtoRV32IM:PIM\|instr\[29\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[29\]\" to the node \"FemtoRV32IM:PIM\|instr\[29\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[30\] FemtoRV32IM:PIM\|instr\[30\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[30\]\" to the node \"FemtoRV32IM:PIM\|instr\[30\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[8\] FemtoRV32IM:PIM\|instr\[8\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[8\]\" to the node \"FemtoRV32IM:PIM\|instr\[8\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[7\] FemtoRV32IM:PIM\|instr\[7\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[7\]\" to the node \"FemtoRV32IM:PIM\|instr\[7\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[20\] FemtoRV32IM:PIM\|instr\[20\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[20\]\" to the node \"FemtoRV32IM:PIM\|instr\[20\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[0\] FemtoRV32IM:PIM\|writeBackData " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[0\]\" to the node \"FemtoRV32IM:PIM\|writeBackData\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[16\] FemtoRV32IM:PIM\|instr\[16\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[16\]\" to the node \"FemtoRV32IM:PIM\|instr\[16\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[17\] FemtoRV32IM:PIM\|instr\[17\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[17\]\" to the node \"FemtoRV32IM:PIM\|instr\[17\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[15\] FemtoRV32IM:PIM\|instr\[15\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[15\]\" to the node \"FemtoRV32IM:PIM\|instr\[15\]\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|pim_rdata\[1\] FemtoRV32IM:PIM\|writeBackData " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|pim_rdata\[1\]\" to the node \"FemtoRV32IM:PIM\|writeBackData\" into an OR gate" {  } { { "../rtl/PIM_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/PIM_controller.sv" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[23\] PIM_controller:PIM_Control\|pim_rdata\[23\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[23\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[23\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[24\] PIM_controller:PIM_Control\|pim_rdata\[24\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[24\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[24\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rbusy PIM_controller:PIM_Control\|pim_rbusy " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rbusy\" to the node \"PIM_controller:PIM_Control\|pim_rbusy\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[6\] PIM_controller:PIM_Control\|pim_rdata\[6\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[6\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[6\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[5\] PIM_controller:PIM_Control\|pim_rdata\[5\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[5\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[5\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[4\] PIM_controller:PIM_Control\|pim_rdata\[4\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[4\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[4\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[3\] PIM_controller:PIM_Control\|pim_rdata\[3\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[3\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[3\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[2\] PIM_controller:PIM_Control\|pim_rdata\[2\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[2\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[2\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_wbusy PIM_controller:PIM_Control\|pim_wbusy " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_wbusy\" to the node \"PIM_controller:PIM_Control\|pim_wbusy\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[13\] PIM_controller:PIM_Control\|pim_rdata\[13\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[13\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[13\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[12\] PIM_controller:PIM_Control\|pim_rdata\[12\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[12\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[12\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[22\] PIM_controller:PIM_Control\|pim_rdata\[22\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[22\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[22\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[21\] PIM_controller:PIM_Control\|pim_rdata\[21\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[21\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[21\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[7\] PIM_controller:PIM_Control\|pim_rdata\[7\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[7\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[7\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[20\] PIM_controller:PIM_Control\|pim_rdata\[20\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[20\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[20\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[18\] PIM_controller:PIM_Control\|pim_rdata\[18\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[18\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[18\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[19\] PIM_controller:PIM_Control\|pim_rdata\[19\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[19\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[19\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[8\] PIM_controller:PIM_Control\|pim_rdata\[8\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[8\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[8\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[31\] PIM_controller:PIM_Control\|pim_rdata\[31\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[31\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[31\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[14\] PIM_controller:PIM_Control\|pim_rdata\[14\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[14\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[14\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[25\] PIM_controller:PIM_Control\|pim_rdata\[25\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[25\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[25\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[30\] PIM_controller:PIM_Control\|pim_rdata\[30\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[30\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[30\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[29\] PIM_controller:PIM_Control\|pim_rdata\[29\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[29\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[29\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[28\] PIM_controller:PIM_Control\|pim_rdata\[28\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[28\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[28\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[27\] PIM_controller:PIM_Control\|pim_rdata\[27\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[27\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[27\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[26\] PIM_controller:PIM_Control\|pim_rdata\[26\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[26\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[26\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[11\] PIM_controller:PIM_Control\|pim_rdata\[11\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[11\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[11\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[10\] PIM_controller:PIM_Control\|pim_rdata\[10\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[10\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[10\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[9\] PIM_controller:PIM_Control\|pim_rdata\[9\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[9\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[9\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[0\] PIM_controller:PIM_Control\|pim_rdata\[0\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[0\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[0\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[16\] PIM_controller:PIM_Control\|pim_rdata\[16\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[16\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[16\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[17\] PIM_controller:PIM_Control\|pim_rdata\[17\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[17\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[17\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[15\] PIM_controller:PIM_Control\|pim_rdata\[15\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[15\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[15\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[1\] PIM_controller:PIM_Control\|pim_rdata\[1\] " "Converted the fan-out from the tri-state buffer \"PIM_controller:PIM_Control\|ram_controller:ram_controller_inst\|riscv_rdata\[1\]\" to the node \"PIM_controller:PIM_Control\|pim_rdata\[1\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971372 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731063971372 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[23\] FemtoRV32IM:CPU\|instr\[23\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[23\]\" to the node \"FemtoRV32IM:CPU\|instr\[23\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[24\] FemtoRV32IM:CPU\|instr\[24\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[24\]\" to the node \"FemtoRV32IM:CPU\|instr\[24\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rbusy FemtoRV32IM:CPU\|instr\[6\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rbusy\" to the node \"FemtoRV32IM:CPU\|instr\[6\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[6\] FemtoRV32IM:CPU\|instr\[6\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[6\]\" to the node \"FemtoRV32IM:CPU\|instr\[6\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[5\] FemtoRV32IM:CPU\|instr\[5\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[5\]\" to the node \"FemtoRV32IM:CPU\|instr\[5\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[4\] FemtoRV32IM:CPU\|instr\[4\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[4\]\" to the node \"FemtoRV32IM:CPU\|instr\[4\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[3\] FemtoRV32IM:CPU\|instr\[3\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[3\]\" to the node \"FemtoRV32IM:CPU\|instr\[3\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[2\] FemtoRV32IM:CPU\|instr\[2\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[2\]\" to the node \"FemtoRV32IM:CPU\|instr\[2\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_wbusy FemtoRV32IM:CPU\|always4 " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_wbusy\" to the node \"FemtoRV32IM:CPU\|always4\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[13\] FemtoRV32IM:CPU\|instr\[13\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[13\]\" to the node \"FemtoRV32IM:CPU\|instr\[13\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[12\] FemtoRV32IM:CPU\|instr\[12\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[12\]\" to the node \"FemtoRV32IM:CPU\|instr\[12\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[22\] FemtoRV32IM:CPU\|instr\[22\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[22\]\" to the node \"FemtoRV32IM:CPU\|instr\[22\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[21\] FemtoRV32IM:CPU\|instr\[21\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[21\]\" to the node \"FemtoRV32IM:CPU\|instr\[21\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[7\] FemtoRV32IM:CPU\|instr\[7\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[7\]\" to the node \"FemtoRV32IM:CPU\|instr\[7\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[20\] FemtoRV32IM:CPU\|instr\[20\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[20\]\" to the node \"FemtoRV32IM:CPU\|instr\[20\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[18\] FemtoRV32IM:CPU\|instr\[18\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[18\]\" to the node \"FemtoRV32IM:CPU\|instr\[18\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[19\] FemtoRV32IM:CPU\|instr\[19\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[19\]\" to the node \"FemtoRV32IM:CPU\|instr\[19\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[8\] FemtoRV32IM:CPU\|instr\[8\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[8\]\" to the node \"FemtoRV32IM:CPU\|instr\[8\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[31\] FemtoRV32IM:CPU\|instr\[31\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[31\]\" to the node \"FemtoRV32IM:CPU\|instr\[31\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[14\] FemtoRV32IM:CPU\|instr\[14\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[14\]\" to the node \"FemtoRV32IM:CPU\|instr\[14\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[25\] FemtoRV32IM:CPU\|instr\[25\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[25\]\" to the node \"FemtoRV32IM:CPU\|instr\[25\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[30\] FemtoRV32IM:CPU\|instr\[30\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[30\]\" to the node \"FemtoRV32IM:CPU\|instr\[30\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[29\] FemtoRV32IM:CPU\|instr\[29\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[29\]\" to the node \"FemtoRV32IM:CPU\|instr\[29\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[28\] FemtoRV32IM:CPU\|instr\[28\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[28\]\" to the node \"FemtoRV32IM:CPU\|instr\[28\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[27\] FemtoRV32IM:CPU\|instr\[27\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[27\]\" to the node \"FemtoRV32IM:CPU\|instr\[27\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[26\] FemtoRV32IM:CPU\|instr\[26\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[26\]\" to the node \"FemtoRV32IM:CPU\|instr\[26\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[11\] FemtoRV32IM:CPU\|instr\[11\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[11\]\" to the node \"FemtoRV32IM:CPU\|instr\[11\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[10\] FemtoRV32IM:CPU\|instr\[10\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[10\]\" to the node \"FemtoRV32IM:CPU\|instr\[10\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[9\] FemtoRV32IM:CPU\|instr\[9\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[9\]\" to the node \"FemtoRV32IM:CPU\|instr\[9\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[0\] FemtoRV32IM:CPU\|writeBackData " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[0\]\" to the node \"FemtoRV32IM:CPU\|writeBackData\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[16\] FemtoRV32IM:CPU\|instr\[16\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[16\]\" to the node \"FemtoRV32IM:CPU\|instr\[16\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[17\] FemtoRV32IM:CPU\|instr\[17\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[17\]\" to the node \"FemtoRV32IM:CPU\|instr\[17\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[15\] FemtoRV32IM:CPU\|instr\[15\] " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[15\]\" to the node \"FemtoRV32IM:CPU\|instr\[15\]\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[1\] FemtoRV32IM:CPU\|writeBackData " "Converted the fan-out from the tri-state buffer \"RAM1_controller:RAM1_Control\|ram_controller:RAM1_CTRL\|riscv_rdata\[1\]\" to the node \"FemtoRV32IM:CPU\|writeBackData\" into an OR gate" {  } { { "../rtl/ram_controller.sv" "" { Text "D:/Study/FALL2024/Thesis2/IP_SoC/rtl/ram_controller.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1731063971383 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731063971383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063973777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/FALL2024/Thesis2/IP_SoC/syn/output_files/IP_SoC.map.smsg " "Generated suppressed messages file D:/Study/FALL2024/Thesis2/IP_SoC/syn/output_files/IP_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063977714 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 37 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1731063978820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731063978970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731063978970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6779 " "Implemented 6779 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731063979540 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731063979540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6667 " "Implemented 6667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731063979540 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731063979540 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1731063979540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731063979540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731063979575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  8 13:06:19 2024 " "Processing ended: Fri Nov  8 13:06:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731063979575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731063979575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731063979575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731063979575 ""}
