#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000893d00 .scope module, "uart_tb" "uart_tb" 2 6;
 .timescale -9 -11;
P_00000000008632d0 .param/l "c_BIT_PERIOD" 0 2 13, +C4<00000000000000011001000111110000>;
P_0000000000863308 .param/l "c_CLKS_PER_BIT" 0 2 12, +C4<00000000000000000000000010011100>;
P_0000000000863340 .param/l "c_CLOCK_PERIOD_NS" 0 2 11, +C4<00000000000000000000001010011010>;
v000000000090ac60_0 .var "r_Clock", 0 0;
v000000000090b660_0 .var "r_Rx_Serial", 0 0;
v000000000090b340_0 .var "r_Tx_Byte", 7 0;
v000000000090a260_0 .var "r_Tx_DV", 0 0;
v000000000090a580_0 .net "w_Rx_Byte", 7 0, L_00000000008b1e60;  1 drivers
v000000000090b0c0_0 .net "w_Tx_Done", 0 0, L_00000000008b1ed0;  1 drivers
E_000000000088c8e0 .event posedge, v0000000000178e80_0;
S_0000000000893e90 .scope module, "UART_RX_INST" "uart_rx" 2 49, 3 1 0, S_0000000000893d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_00000000008b7f60 .param/l "CLKS_PER_BIT" 0 3 2, +C4<00000000000000000000000010011100>;
P_00000000008b7f98 .param/l "s_CLEANUP" 0 3 14, C4<100>;
P_00000000008b7fd0 .param/l "s_IDLE" 0 3 10, C4<000>;
P_00000000008b8008 .param/l "s_RX_DATA_BITS" 0 3 12, C4<010>;
P_00000000008b8040 .param/l "s_RX_START_BIT" 0 3 11, C4<001>;
P_00000000008b8078 .param/l "s_RX_STOP_BIT" 0 3 13, C4<011>;
L_00000000008b14c0 .functor BUFZ 1, v00000000001796a0_0, C4<0>, C4<0>, C4<0>;
L_00000000008b1e60 .functor BUFZ 8, v0000000000179380_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000001797e0_0 .net "i_Clock", 0 0, v000000000090ac60_0;  1 drivers
v00000000001792e0_0 .net "i_Rx_Serial", 0 0, v000000000090b660_0;  1 drivers
v0000000000179b00_0 .net "o_Rx_Byte", 7 0, L_00000000008b1e60;  alias, 1 drivers
v0000000000179560_0 .net "o_Rx_DV", 0 0, L_00000000008b14c0;  1 drivers
v0000000000179600_0 .var "r_Bit_Index", 2 0;
v0000000000179420_0 .var "r_Clock_Count", 7 0;
v0000000000179380_0 .var "r_Rx_Byte", 7 0;
v00000000001796a0_0 .var "r_Rx_DV", 0 0;
v0000000000179880_0 .var "r_Rx_Data", 0 0;
v0000000000179ce0_0 .var "r_Rx_Data_R", 0 0;
v0000000000179920_0 .var "r_SM_Main", 2 0;
E_000000000088d020 .event posedge, v00000000001797e0_0;
S_00000000008b80c0 .scope module, "UART_TX_INST" "uart_tx" 2 56, 4 1 0, S_0000000000893d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_00000000008b8250 .param/l "CLKS_PER_BIT" 0 4 2, +C4<00000000000000000000000010011100>;
P_00000000008b8288 .param/l "s_CLEANUP" 0 4 16, C4<100>;
P_00000000008b82c0 .param/l "s_IDLE" 0 4 12, C4<000>;
P_00000000008b82f8 .param/l "s_TX_DATA_BITS" 0 4 14, C4<010>;
P_00000000008b8330 .param/l "s_TX_START_BIT" 0 4 13, C4<001>;
P_00000000008b8368 .param/l "s_TX_STOP_BIT" 0 4 15, C4<011>;
L_00000000008b1530 .functor BUFZ 1, v0000000000179240_0, C4<0>, C4<0>, C4<0>;
L_00000000008b1ed0 .functor BUFZ 1, v000000000090a800_0, C4<0>, C4<0>, C4<0>;
v00000000001791a0_0 .net "i_Clock", 0 0, v000000000090ac60_0;  alias, 1 drivers
v0000000000179ba0_0 .net "i_Tx_Byte", 7 0, v000000000090b340_0;  1 drivers
v0000000000178de0_0 .net "i_Tx_DV", 0 0, v000000000090a260_0;  1 drivers
v0000000000179a60_0 .net "o_Tx_Active", 0 0, L_00000000008b1530;  1 drivers
v0000000000178e80_0 .net "o_Tx_Done", 0 0, L_00000000008b1ed0;  alias, 1 drivers
v0000000000179100_0 .var "o_Tx_Serial", 0 0;
v0000000000178f20_0 .var "r_Bit_Index", 2 0;
v0000000000178fc0_0 .var "r_Clock_Count", 7 0;
v0000000000179060_0 .var "r_SM_Main", 2 0;
v0000000000179240_0 .var "r_Tx_Active", 0 0;
v000000000090bde0_0 .var "r_Tx_Data", 7 0;
v000000000090a800_0 .var "r_Tx_Done", 0 0;
S_000000000089ea30 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 24, 2 24 0, S_0000000000893d00;
 .timescale -9 -11;
v000000000090abc0_0 .var "i_Data", 7 0;
v000000000090b5c0_0 .var/i "ii", 31 0;
TD_uart_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090b660_0, 0;
    %delay 10289600, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000090b5c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000000000090b5c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000000000090abc0_0;
    %load/vec4 v000000000090b5c0_0;
    %part/s 1;
    %assign/vec4 v000000000090b660_0, 0;
    %delay 10289600, 0;
    %load/vec4 v000000000090b5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000090b5c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000090b660_0, 0;
    %delay 10289600, 0;
    %end;
    .scope S_0000000000893e90;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000179ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000179880_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000179420_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000179600_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000179380_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000001796a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000179920_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0000000000893e90;
T_2 ;
    %wait E_000000000088d020;
    %load/vec4 v00000000001792e0_0;
    %assign/vec4 v0000000000179ce0_0, 0;
    %load/vec4 v0000000000179ce0_0;
    %assign/vec4 v0000000000179880_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000893e90;
T_3 ;
    %wait E_000000000088d020;
    %load/vec4 v0000000000179920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000001796a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179600_0, 0;
    %load/vec4 v0000000000179880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0000000000179420_0;
    %pad/u 32;
    %cmpi/e 77, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v0000000000179880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000000000179420_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
T_3.10 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000000000179420_0;
    %pad/u 32;
    %cmpi/u 155, 0, 32;
    %jmp/0xz  T_3.13, 5;
    %load/vec4 v0000000000179420_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %load/vec4 v0000000000179880_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000000000179600_0;
    %assign/vec4/off/d v0000000000179380_0, 4, 5;
    %load/vec4 v0000000000179600_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v0000000000179600_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000000179600_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179600_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
T_3.16 ;
T_3.14 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000000000179420_0;
    %pad/u 32;
    %cmpi/u 155, 0, 32;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v0000000000179420_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000001796a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000179420_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
T_3.18 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000001796a0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008b80c0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000179060_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000178fc0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000178f20_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000090bde0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000179240_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000000008b80c0;
T_5 ;
    %wait E_000000000088d020;
    %load/vec4 v0000000000179060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000179100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090a800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000178f20_0, 0;
    %load/vec4 v0000000000178de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000179240_0, 0;
    %load/vec4 v0000000000179ba0_0;
    %assign/vec4 v000000000090bde0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000179100_0, 0;
    %load/vec4 v0000000000178fc0_0;
    %pad/u 32;
    %cmpi/u 155, 0, 32;
    %jmp/0xz  T_5.9, 5;
    %load/vec4 v0000000000178fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000000000090bde0_0;
    %load/vec4 v0000000000178f20_0;
    %part/u 1;
    %assign/vec4 v0000000000179100_0, 0;
    %load/vec4 v0000000000178fc0_0;
    %pad/u 32;
    %cmpi/u 155, 0, 32;
    %jmp/0xz  T_5.11, 5;
    %load/vec4 v0000000000178fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %load/vec4 v0000000000178f20_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.13, 5;
    %load/vec4 v0000000000178f20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000000178f20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000178f20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
T_5.14 ;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000179100_0, 0;
    %load/vec4 v0000000000178fc0_0;
    %pad/u 32;
    %cmpi/u 155, 0, 32;
    %jmp/0xz  T_5.15, 5;
    %load/vec4 v0000000000178fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000090a800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000178fc0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000179240_0, 0;
T_5.16 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000090a800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000179060_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000893d00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090a260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000090b340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090b660_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000000893d00;
T_7 ;
    %delay 33300, 0;
    %load/vec4 v000000000090ac60_0;
    %nor/r;
    %assign/vec4 v000000000090ac60_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000893d00;
T_8 ;
    %wait E_000000000088d020;
    %wait E_000000000088d020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000090a260_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v000000000090b340_0, 0;
    %wait E_000000000088d020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090a260_0, 0;
    %wait E_000000000088c8e0;
    %wait E_000000000088d020;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v000000000090abc0_0, 0, 8;
    %fork TD_uart_tb.UART_WRITE_BYTE, S_000000000089ea30;
    %join;
    %wait E_000000000088d020;
    %load/vec4 v000000000090a580_0;
    %cmpi/e 63, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 90 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 92 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart_rx.v";
    "./uart_tx.v";
